| /gem5/src/cpu/ |
| H A D | intr_control.cc | 50 IntrControl::post(int cpu_id, int int_num, int index) argument
52 DPRINTF(IntrControl, "post %d:%d (cpu %d)\n", int_num, index, cpu_id);
54 BaseCPU *cpu = tcvec[cpu_id]->getCpuPtr();
55 cpu->postInterrupt(tcvec[cpu_id]->threadId(), int_num, index);
59 IntrControl::clear(int cpu_id, int int_num, int index) argument
61 DPRINTF(IntrControl, "clear %d:%d (cpu %d)\n", int_num, index, cpu_id);
63 BaseCPU *cpu = tcvec[cpu_id]->getCpuPtr();
64 cpu->clearInterrupt(tcvec[cpu_id]->threadId(), int_num, index);
|
| H A D | intr_control_noisa.cc | 41 IntrControl::post(int cpu_id, int int_num, int index) argument
46 IntrControl::clear(int cpu_id, int int_num, int index) argument
|
| H A D | intr_control.hh | 49 void clear(int cpu_id, int int_num, int index);
50 void post(int cpu_id, int int_num, int index);
|
| H A D | BaseCPU.py | 153 cpu_id = Param.Int(-1, "CPU identifier") variable in class:BaseCPU
295 return 'CPU-%d-%d-%d' % (self.socket_id, self.cpu_id, thread)
303 cpu_id needs to reset to 0 for each cluster by specification, GEM5
304 expects the cpu_id to be globally unique and incremental. This
316 reg = (int(self.socket_id)<<8) + int(self.cpu_id) + i
|
| /gem5/src/dev/sparc/ |
| H A D | iob.cc | 222 int cpu_id; local
227 cpu_id = bits(data, 12,8);
229 generateIpi(type,cpu_id, vector);
278 Iob::generateIpi(Type type, int cpu_id, int vector) argument
281 if (cpu_id >= sys->numContexts())
287 cpu_id, vector);
288 ic->post(cpu_id, SparcISA::IT_INT_VEC, vector);
291 warn("Sending reset to CPU: %d\n", cpu_id);
294 por->invoke(sys->threadContexts[cpu_id]);
295 sys->threadContexts[cpu_id]
311 receiveJBusInterrupt(int cpu_id, int source, uint64_t d0, uint64_t d1) argument
[all...] |
| H A D | iob.hh | 137 void generateIpi(Type type, int cpu_id, int vector);
139 bool receiveJBusInterrupt(int cpu_id, int source, uint64_t d0,
|
| /gem5/src/dev/arm/ |
| H A D | gic_v3.hh | 135 getCPUInterface(int cpu_id) const
137 assert(cpu_id < cpuInterfaces.size() and cpuInterfaces[cpu_id]);
138 return cpuInterfaces[cpu_id];
|
| H A D | timer_cpulocal.cc | 97 ContextID cpu_id = pkt->req->contextId(); local
99 assert(cpu_id >= 0);
100 assert(cpu_id < localTimer.size());
103 localTimer[cpu_id]->read(pkt, daddr);
175 ContextID cpu_id = pkt->req->contextId(); local
177 assert(cpu_id >= 0);
178 assert(cpu_id < localTimer.size());
181 localTimer[cpu_id]->write(pkt, daddr);
|
| /gem5/util/ |
| H A D | decode_inst_trace.py | 128 cpu_id = inst.cpuid
130 cpu_id = 0;
132 ascii_out.write('%-20d: (%03d/%03d) %#010x @ %#016x ' % (tick, node_id, cpu_id,
|
| /gem5/tests/configs/ |
| H A D | o3-timing-ruby.py | 35 cpu = DerivO3CPU(cpu_id=0)
|
| H A D | o3-timing-mp-ruby.py | 33 cpus = [ DerivO3CPU(cpu_id=i) for i in range(nb_cores) ]
|
| H A D | simple-atomic-mp-ruby.py | 33 cpus = [ AtomicSimpleCPU(cpu_id=i) for i in range(nb_cores) ]
|
| H A D | t1000-simple-atomic.py | 44 cpu = AtomicSimpleCPU(cpu_id=0, clk_domain = system.cpu_clk_domain)
|
| H A D | twosys-tsunami-simple-atomic.py | 45 test_sys.cpu = AtomicSimpleCPU(cpu_id=0)
80 drive_sys.cpu = AtomicSimpleCPU(cpu_id=0)
|
| H A D | simple-timing-ruby.py | 63 cpu = TimingSimpleCPU(cpu_id=0)
|
| H A D | simple-timing-mp-ruby.py | 62 cpus = [ TimingSimpleCPU(cpu_id=i) for i in range(nb_cores) ]
|
| /gem5/src/arch/arm/tracers/ |
| H A D | TarmacTrace.py | 62 cpu_id = Param.Bool(False, variable in class:TarmacParser
|
| H A D | tarmac_parser.hh | 223 cpuId(p->cpu_id),
|
| /gem5/src/cpu/testers/traffic_gen/ |
| H A D | BaseTrafficGen.py | 96 cpu_id = Param.Int(-1, "CPU identifier") variable in class:BaseTrafficGen
|
| /gem5/src/cpu/o3/ |
| H A D | O3CPU.py | 192 self.checker.cpu_id = self.cpu_id
|
| /gem5/util/tlm/conf/ |
| H A D | tlm_elastic_slave.py | 70 system = System(cpu=TraceCPU(cpu_id=0),
|
| /gem5/util/tlm/examples/ |
| H A D | tlm_elastic_slave_with_l2.py | 77 system = System(cpu=TraceCPU(cpu_id=0),
|
| /gem5/configs/example/ |
| H A D | etrace_replay.py | 83 system = System(cpu = CPUClass(cpu_id=0),
|
| /gem5/configs/splash2/ |
| H A D | run.py | 184 cpus = [TimingSimpleCPU(cpu_id = i,
188 cpus = [DerivO3CPU(cpu_id = i,
192 cpus = [AtomicSimpleCPU(cpu_id = i,
|
| H A D | cluster.py | 177 cluster.cpus = [TimingSimpleCPU(cpu_id = i + cluster.id,
190 cluster.cpus = [DerivO3CPU(cpu_id = i + cluster.id,
203 cluster.cpus = [AtomicSimpleCPU(cpu_id = i + cluster.id,
|