Searched refs:System (Results 76 - 100 of 189) sorted by relevance

12345678

/gem5/configs/example/
H A Dhmc_hello.py52 system = System()
/gem5/src/arch/alpha/
H A Disa.hh61 System *system;
/gem5/src/base/
H A Dremote_gdb.hh60 class System;
126 BaseRemoteGDB(System *system, ThreadContext *context, int _port);
194 System *sys;
288 System *system() { return sys; }
/gem5/src/dev/mips/
H A DMalta.py46 "System time to use (0 for actual time, default is 1/1/06)")
55 system = Param.System(Parent.any, "system")
62 # System level.
/gem5/tests/configs/
H A Dmemtest.py39 system = System(cpu = cpus,
H A Dmemtest-filter.py39 system = System(cpu = cpus,
H A Dsimple-timing-ruby.py64 system = System(cpu = cpu)
H A Dsimple-timing-mp-ruby.py68 system = System(cpu = cpus, clk_domain = SrcClockDomain(clock = '1GHz'))
/gem5/tests/gem5/memory/
H A Dmemtest-run.py40 system = System(cpu = cpus,
H A Dsimple-run.py68 system = System(cpu = cpu, physmem = MyMem(),
/gem5/configs/learning_gem5/part3/
H A Dsimple_ruby.py57 system = System()
79 # Create the Ruby System
/gem5/src/cpu/testers/garnet_synthetic_traffic/
H A DGarnetSyntheticTraffic.py57 system = Param.System(Parent.any, "System we belong to")
/gem5/src/cpu/testers/traffic_gen/
H A DBaseTrafficGen.py66 # System used to determine the mode of the memory system
67 system = Param.System(Parent.any, "System this generator is part of")
H A Dbase.hh55 class System;
76 System *const system;
/gem5/src/gpu-compute/
H A DX86GPUTLB.py46 system = Param.System(Parent.any, "system object")
/gem5/src/mem/cache/tags/
H A DTags.py49 system = Param.System(Parent.any, "System we belong to")
/gem5/src/mem/ruby/system/
H A DSequencer.py50 system = Param.System(Parent.any, "system object")
/gem5/src/sim/
H A DSystem.py54 class System(SimObject): class in inherits:SimObject
55 type = 'System'
57 system_port = MasterPort("System port")
H A DProcess.py45 system = Param.System(Parent.any, "system process will run on")
H A Dsystem.hh64 #include "params/System.hh"
84 class System : public SimObject class in inherits:SimObject
564 System(Params *p);
565 ~System();
616 static std::vector<System *> systemList;
H A Dprocess.hh60 class System;
169 System *system;
/gem5/src/arch/sparc/
H A Dsystem.cc44 : System(p), sysTick(0)
137 System::initState();
/gem5/src/cpu/
H A Dsimple_thread.cc76 SimpleThread::SimpleThread(BaseCPU *_cpu, int _thread_num, System *_sys,
87 SimpleThread::SimpleThread(BaseCPU *_cpu, int _thread_num, System *_sys,
/gem5/util/tlm/src/
H A Dsc_master_port.hh100 System* system;
/gem5/util/tlm/conf/
H A Dtlm_elastic_slave.py48 # Base System Architecture:
52 # | System Port | +-----+-----+ |
69 # Setup System:
70 system = System(cpu=TraceCPU(cpu_id=0),

Completed in 26 milliseconds

12345678