Searched refs:fault (Results 51 - 75 of 90) sorted by relevance

1234

/gem5/util/minorview/
H A Dmodel.py443 """A non-fault instruction"""
465 """A fault instruction"""
466 def __init__(self, id, fault, addr, pairs={}):
468 self.fault = fault
472 ret = ["0x%x" % self.addr, self.fault]
493 def __init__(self, id, fault, vaddr, pairs={}):
496 self.fault = fault
499 ret = ["0x%x" % self.vaddr, self.fault]
[all...]
/gem5/src/cpu/minor/
H A Ddecode.cc165 inst->fault->name());
188 output_inst->fault = NoFault;
H A Dfetch2.cc355 /* Pack a fault as a MinorDynInst with ->fault set */
373 dyn_inst->fault = line_in->fault;
375 "%d: %s\n", output_index, dyn_inst->fault->name());
505 /* Asked to discard line or there was a branch or fault */
508 line_in->isFault() /* A line which is just a fault */)
510 DPRINTF(Fetch, "Discarding all input on branch/fault\n");
H A Dexec_context.hh390 syscall(int64_t callnum, Fault *fault) override
395 thread.syscall(callnum, fault);
/gem5/src/arch/arm/insts/
H A Dstatic_inst.cc878 Fault fault = NoFault;
882 fault = checkForWFxTrap32(tc, EL1, isWfe);
885 if ((fault == NoFault) &&
889 fault = checkForWFxTrap32(tc, EL2, isWfe);
892 if ((fault == NoFault) &&
894 fault = checkForWFxTrap32(tc, EL3, isWfe);
897 return fault;
936 // Even if we are running in aarch32, the fault might be dealt with in
/gem5/src/cpu/kvm/
H A Dx86_cpu.cc1133 Fault fault; local
1144 fault = interrupts[0]->getInterrupt(tc);
1148 X86Interrupt *x86int(dynamic_cast<X86Interrupt *>(fault.get()));
1149 if (dynamic_cast<NonMaskableInterrupt *>(fault.get())) {
1152 } else if (dynamic_cast<InitInterrupt *>(fault.get())) {
1154 fault.get()->invoke(tc);
1163 } else if (dynamic_cast<StartupInterrupt *>(fault.get())) {
1165 fault.get()->invoke(tc);
1174 fault->name(), kvm_int.irq);
/gem5/src/cpu/o3/
H A Diew_impl.hh1260 Fault fault = NoFault; local
1272 fault = ldstQueue.executeStore(inst);
1275 fault == NoFault) {
1286 fault = ldstQueue.executeLoad(inst);
1289 fault == NoFault) {
1299 inst->fault = NoFault;
1302 fault = ldstQueue.executeStore(inst);
1305 fault == NoFault) {
1314 // If the store had a fault then it may not have a mem req
1315 if (fault !
[all...]
H A Ddyn_inst.hh251 /** Traps to handle specified fault. */
252 void trap(const Fault &fault);
255 void syscall(int64_t callnum, Fault *fault) override;
H A Dthread_context.hh424 syscall(int64_t callnum, Fault *fault) override
426 return cpu->syscall(callnum, thread->threadId(), fault);
439 * This function will return true if a trap is pending or if a fault or
H A Dfetch_impl.hh606 Fault fault = NoFault; local
654 DefaultFetch<Impl>::finishTranslation(const Fault &fault, argument
675 if (fault == NoFault) {
721 finishTranslationEvent.setFault(fault);
732 // Send the fault to commit. This thread will not do anything
733 // until commit handles the fault. The only other way it can
738 // We will use a nop in ordier to carry the fault.
744 instruction->fault = fault;
753 DPRINTF(Fetch, "[tid:%i] fault (
[all...]
H A Dcpu.hh287 void syscall(int64_t callnum, ThreadID tid, Fault *fault);
317 /** Traps to handle given fault. */
318 void trap(const Fault &fault, ThreadID tid, const StaticInstPtr &inst);
331 /** Processes any an interrupt fault. */
/gem5/src/dev/arm/
H A Dsmmu_v3_transl.hh89 FaultType fault; member in struct:SMMUTranslationProcess::TranslResult
/gem5/src/sim/
H A Dprocess.hh75 virtual void syscall(int64_t callnum, ThreadContext *tc, Fault *fault);
116 /// Attempt to fix up a fault at vaddr by allocating a page on the stack.
117 /// @return Whether the fault has been fixed.
H A Dprocess.cc393 Process::syscall(int64_t callnum, ThreadContext *tc, Fault *fault) argument
401 desc->doSyscall(callnum, tc, fault);
/gem5/src/cpu/
H A Dexec_context.hh309 virtual void syscall(int64_t callnum, Fault *fault) = 0;
H A Dbase_dyn_inst.hh164 /** The kind of fault this instruction has generated. */
165 Fault fault; member in class:BaseDynInst
455 /** Returns the fault type. */
456 Fault getFault() const { return fault; }
458 * fault. There should be a better mechanism in place. */
459 Fault& getFault() { return fault; }
H A Dthread_context.hh305 virtual void syscall(int64_t callnum, Fault *fault) = 0;
H A Dsimple_thread.hh597 syscall(int64_t callnum, Fault *fault) override
599 process->syscall(callnum, this, fault);
/gem5/src/cpu/simple/
H A Dbase.cc670 BaseSimpleCPU::advancePC(const Fault &fault) argument
679 if (fault != NoFault) {
681 fault->invoke(threadContexts[curThread], curStaticInst);
H A Dexec_context.hh500 syscall(int64_t callnum, Fault *fault) override
505 thread->syscall(callnum, fault);
/gem5/src/cpu/checker/
H A Dthread_context.hh169 syscall(int64_t callnum, Fault *fault) override
171 return actualTC->syscall(callnum, fault);
/gem5/src/mem/cache/prefetch/
H A Dqueued.cc84 QueuedPrefetcher::DeferredPacket::finish(const Fault &fault, argument
89 bool failed = (fault != NoFault);
/gem5/src/arch/arm/
H A Disa.cc1665 Fault fault;
1739 fault = getDTBPtr(tc)->translateFunctional(
1746 if (fault == NoFault) {
1760 ArmFault *armFault = static_cast<ArmFault *>(fault.get());
1762 // Set fault bit and FSR
1767 // LPAE - rearange fault status
1770 // VMSA - rearange fault status
1779 "MISCREG: Translated addr 0x%08x fault fsr %#x: PAR: 0x%08x\n",
1932 Fault fault;
2007 fault
[all...]
H A Dfaults.cc468 // The fault specific informations have been updated; it is
469 // now possible to use them inside the fault.
477 // Update fault state informations, like the starting mode (aarch32)
479 // From the update function we are also evaluating if the fault must
511 // if we have a valid instruction then use it to annotate this fault with
512 // extra information. This is used to generate the correct fault syndrome
547 // The *Disable functions are virtual and different per fault
690 // If we have a valid instruction then use it to annotate this fault with
691 // extra information. This is used to generate the correct fault syndrome
855 Fault fault; local
1645 getFaultVAddr(Fault fault, Addr &va) argument
[all...]
/gem5/src/gpu-compute/
H A Dgpu_tlb.hh116 virtual void finish(Fault fault, const RequestPtr &req,
187 // latencies for a TLB hit, miss and page fault

Completed in 42 milliseconds

1234