/gem5/src/dev/serial/ |
H A D | uart.cc | 39 platform(p->platform), device(p->device), 44 // setup serial device callbacks 45 device->regInterfaceCallback(&callbackDataAvail);
|
H A D | simple.cc | 61 if (device->dataAvailable()) 62 data = device->readData(); 80 device->writeData(data);
|
H A D | uart.hh | 53 SerialDevice *device; member in class:Uart
|
H A D | Uart.py | 51 platform = Param.Platform(Parent.any, "Platform this device is part of.") 52 device = Param.SerialDevice(Parent.any, "The terminal") variable in class:Uart 57 big_endian = Param.Bool(False, "Is the device Big Endian?")
|
H A D | uart8250.cc | 65 * the device until the device reports it has no more data to 109 if (device->dataAvailable()) 110 pkt->setRaw(device->readData()); 119 if (device->dataAvailable() && (IER & UART_IER_RDI)) 155 if (device->dataAvailable()) 192 device->writeData(pkt->getRaw<uint8_t>()); 229 if ((UART_IER_RDI & IER) && device->dataAvailable()) {
|
/gem5/src/dev/x86/ |
H A D | intdev.hh | 61 Device * device; member in class:X86ISA::IntSlavePort 66 SimpleTimingPort(_name, _parent), device(dev) 73 return device->getIntAddrRange(); 83 return device->recvMessage(pkt); 95 Device* device; member in class:X86ISA::IntMasterPort 103 device(dev), latency(_latency) 110 return device->recvResponse(pkt); 128 device->recvResponse(pkt);
|
H A D | Pc.py | 68 com_1.device = Terminal() 75 # A device to catch accesses to the non-existant floppy controller.
|
/gem5/src/dev/virtio/ |
H A D | console.cc | 50 device(*params->device), callbackDataAvail(qRecv) 58 device.regInterfaceCallback(&callbackDataAvail); 84 while (parent.device.dataAvailable() && (d = consumeDescriptor())) { 87 while (parent.device.dataAvailable() && len < d->size()) { 88 uint8_t in(parent.device.readData()); 111 parent.device.writeData(data[i]);
|
H A D | VirtIOConsole.py | 52 device = Param.SerialDevice("Serial device attached to this device") variable in class:VirtIOConsole
|
H A D | console.hh | 90 /** VirtIO device ID */ 150 SerialDevice &device; member in class:VirtIOConsole
|
/gem5/src/dev/ |
H A D | io_device.hh | 58 * access types and roles them into one read() and write() call that the device 59 * must respond to. The device must also provide getAddrRanges() function 66 /** The device that this port serves. */ 67 Device *device; member in class:PioPort 78 pkt->isRead() ? device->read(pkt) : device->write(pkt); 86 return device->getAddrRanges(); 91 SimpleTimingPort(dev->name() + ".pio", dev), device(dev) 96 * This device is the base class which all devices senstive to an address range 99 * mode we are in, etc is handled by the PioPort so the device does [all...] |
H A D | intpin.hh | 80 Device *device = nullptr; member in class:IntSinkPin 82 void raiseOnDevice() override { device->raiseInterruptPin(number()); } 83 void lowerOnDevice() override { device->lowerInterruptPin(number()); } 87 IntSinkPinBase(_name, _id, num), device(dev) {}
|
H A D | dma_device.cc | 60 device(dev), sys(s), masterId(s->getMasterId(dev)), 97 device->schedule(state->completionEvent, curTick() + delay); 236 // device needs to send the packet, but currently the port 239 device->schedule(sendEvent, device->clockEdge(Cycles(1)));
|
/gem5/src/dev/pci/ |
H A D | host.cc | 45 #include "dev/pci/device.hh" 60 PciHost::registerDevice(PciDevice *device, PciBusAddr bus_addr, PciIntPin pin) argument 62 auto map_entry = devices.emplace(bus_addr, device); 64 DPRINTF(PciHost, "%02x:%02x.%i: Registering device\n", 77 auto device = devices.find(addr); local 78 return device != devices.end() ? device->second : nullptr; 84 auto device = devices.find(addr); local 85 return device != devices.end() ? device [all...] |
H A D | PciHost.py | 67 def pciFdtAddr(self, bus=0, device=0, function=0, register=0, space=0, 71 devicef = device & 0x1f 80 devicef != device or \
|
H A D | host.hh | 99 * Instantiate a device interface 101 * @param host PCI host that this device belongs to. 102 * @param bus_addr The device's position on the PCI bus 158 * Register a PCI device with the host. 160 * @param device Device to register 161 * @param bus_addr The device's position on the PCI bus 163 * @return A device-specific DeviceInterface instance. 165 virtual DeviceInterface registerDevice(PciDevice *device, 179 * @param bus_addr The device's position on the PCI bus 187 * @param bus_addr The device' [all...] |
H A D | pcireg.h | 45 * Device register definitions for a device's PCI config space 61 uint16_t device; member in struct:PCIConfig::__anon62 206 * bitfields for a PCIe device. 237 * the a PCI/PCIe device. Both the MSI capability and the MSIX capability 238 * can be filled in if a device model supports both, but only 1 of 266 * a PCIe device. 305 * for a PCIe device.
|
/gem5/src/dev/arm/ |
H A D | SMMUv3.py | 86 system = Param.System(Parent.any, "System this device is part of") 188 def connect(self, device, bus): 192 dma device), or to a master port (this is the case where the SMMU 201 if hasattr(device, "master"): 202 slave_interface.slave = device.master 203 elif hasattr(device, "dma"): 204 slave_interface.slave = device.dma 212 # the binding in the device DTB. 213 device._iommu = self
|
H A D | pl011.cc | 83 if (device->dataAvailable()) { 84 data = device->readData(); 88 if (device->dataAvailable()) { 102 (!device->dataAvailable() ? UART_FR_RXFE : UART_FR_RXFF) | 208 device->writeData(data & 0xFF); 240 if (device->dataAvailable()) {
|
H A D | RealView.py | 86 amba_id = Param.UInt32("ID of AMBA device for kernel detection") 95 "Time between action and interrupt generation by device") 105 amba_id = Param.UInt32("ID of AMBA device for kernel detection") 187 interrupts += self.pciFdtAddr(device=i, addr=0) + \ 197 intmask = self.pciFdtAddr(device=int_count - 1, addr=0) + [0x0] 241 # about the site/position/dcc/device allocation. 243 position = Param.UInt8("Position in device stack") 245 device = Param.UInt8("Device ID") variable in class:RealViewOsc 254 [0x1, int(self.device)])) 273 # about the site/position/dcc/device allocatio 277 device = Param.UInt8("Device ID") variable in class:RealViewTemperatureSensor [all...] |
H A D | rv_ctrl.hh | 171 * Handle a read to the device 224 * This device implements the temperature sensor used in the 236 p->site, p->position, p->dcc, p->device), 246 /** The system this RV device belongs to */
|
/gem5/util/tap/ |
H A D | tap.cc | 65 "\t%s [-b bufsize] [-d] [-f filter] [-p port] [-v] <device> <host>\n" 66 "\t%s [-b bufsize] [-d] [-f filter] [-l] [-p port] [-v] <device>\n", 215 Tap(char *device); 227 PCap(char *device, char *filter = NULL); 233 PCap::PCap(char *device, char *filter) argument 237 pcap = pcap_open_live(device, 1500, 1, -1, errbuf); 244 if (pcap_lookupnet(device, &localnet, &netmask, errbuf) == -1) { 282 Tap::Tap(char *device) argument 284 fd = open(device, O_RDWR, 0); 286 panic("could not open %s: %s\n", device, strerro 322 char *device = NULL; local [all...] |
/gem5/ext/dnet/ |
H A D | eth.h | 65 eth_t *eth_open(const char *device);
|
/gem5/tests/test-progs/gpu-hello/bin/x86/linux/ |
H A D | gpu-hello-kernel.asm | 3 %code_size %code_in %key_arr %msg_out %chars_decoded AMD RTI $ ARGSTART:__OpenCL_read_kernel_kernel $ , version:3:1:104 4 < |