/gem5/src/cpu/trace/ |
H A D | trace_cpu.cc | 114 TraceCPU::init() function in class:TraceCPU 121 BaseCPU::init(); 124 Tick first_icache_tick = icacheGen.init(); 127 Tick first_dcache_tick = dcacheGen.init(); 305 TraceCPU::ElasticDataGen::init() function in class:TraceCPU::ElasticDataGen 1048 TraceCPU::FixedRetryGen::init() function in class:TraceCPU::FixedRetryGen
|
/gem5/ext/pybind11/include/pybind11/ |
H A D | stl_bind.h | 70 cl.def(init<const Vector &>(), "Copy constructor"); 131 cl.def(init([](iterable it) { 386 cl.def(init([](buffer buf) { 429 cl.def(init<>()); 460 cl.def(init<size_type>()); 593 cl.def(init<>());
|
/gem5/src/cpu/o3/ |
H A D | cpu.cc | 114 vecMode(RenameMode<TheISA::ISA>::init(params->isa[0])), 233 commitRenameMap[tid].init(®File, TheISA::ZeroReg, fpZeroReg, 237 renameMap[tid].init(®File, TheISA::ZeroReg, fpZeroReg, 426 .init(numThreads) 432 .init(numThreads) 590 FullO3CPU<Impl>::init() function in class:FullO3CPU 592 BaseCPU::init();
|
H A D | inst_queue_impl.hh | 119 memDepUnit[tid].init(params, tid); 246 .init(Num_OpClasses, 0, 99, 2) 256 .init(0,totalWidth,1) 263 .init(Num_OpClasses+2) 273 .init(numThreads,Enums::Num_OpClass) 285 .init(Num_OpClasses,0,99,2) 305 .init(Num_OpClasses) 315 .init(numThreads)
|
H A D | mem_dep_unit_impl.hh | 98 MemDepUnit<MemDepPred, Impl>::init(DerivO3CPUParams *params, ThreadID tid) function in class:MemDepUnit 105 depPred.init(params->store_set_clear_period, params->SSITSize,
|
H A D | store_set.cc | 81 StoreSet::init(uint64_t clear_period, int _SSIT_size, int _LFST_size) function in class:StoreSet
|
/gem5/ext/systemc/src/sysc/kernel/ |
H A D | sc_simcontext.cpp | 362 sc_simcontext::init() function in class:sc_core::sc_simcontext 455 init(); 763 m_runnable->init(); 1051 if ( stop_mode == SC_STOP_IMMEDIATE ) m_runnable->init(); 1063 init(); 1723 // reset init/update flag for subsequent calls
|
H A D | sc_runnable_int.h | 128 //"sc_runnable::init" 134 inline void sc_runnable::init() function in class:sc_core::sc_runnable
|
/gem5/src/arch/hsail/insts/ |
H A D | pseudo_inst.cc | 647 m->latency.init(&w->computeUnit->shader->tick_cnt); 687 m->latency.init(&w->computeUnit->shader->tick_cnt); 726 m->latency.init(&w->computeUnit->shader->tick_cnt);
|
H A D | mem_impl.hh | 239 m->latency.init(&w->computeUnit->shader->tick_cnt); 418 m->latency.init(&w->computeUnit->shader->tick_cnt); 587 m->latency.init(&w->computeUnit->shader->tick_cnt);
|
/gem5/src/cpu/simple/ |
H A D | base.cc | 126 BaseSimpleCPU::init() function in class:BaseSimpleCPU 128 BaseCPU::init(); 373 .init(Enums::Num_OpClass)
|
/gem5/src/cpu/pred/ |
H A D | multiperspective_perceptron_tage.cc | 398 MultiperspectivePerceptronTAGE::init() function in class:MultiperspectivePerceptronTAGE 400 tage->init(); 406 MultiperspectivePerceptron::init();
|
/gem5/src/mem/cache/ |
H A D | base.cc | 118 // forward snoops is overridden in init() once we can query 181 BaseCache::init() function in class:BaseCache 1889 .init(system->maxMasters()) 1936 .init(system->maxMasters()) 1972 .init(system->maxMasters()) 2114 blocked_cycles.init(NUM_BLOCKED_CAUSES); 2123 blocked_causes.init(NUM_BLOCKED_CAUSES); 2147 .init(system->maxMasters()) 2163 .init(system->maxMasters()) 2199 .init(syste [all...] |
/gem5/src/arch/arm/ |
H A D | isa.hh | 766 init(const ArmISA::ISA* isa) function in struct:RenameMode 784 return init(isa1) == init(isa2);
|
/gem5/src/arch/x86/ |
H A D | interrupts.cc | 290 X86ISA::Interrupts::init() function in class:X86ISA::Interrupts 294 // port via the basicpiodevice(piodevice) init() function and its 298 PioDevice::init(); 299 IntDevice::init();
|
/gem5/ext/systemc/src/sysc/datatypes/bit/ |
H A D | sc_lv_base.h | 93 void init( int length_, const sc_logic& init_value = SC_LOGIC_X ); 108 { init( length_ ); } 113 { init( length_, a ); } 122 { init( a.back_cast().length() ); base_type::assign_( a ); } 130 { init( a.length() ); base_type::assign_( a ); } 134 { init( a.length() ); base_type::assign_( a ); } 138 { init( a.length() ); base_type::assign_( a ); } 142 { init( a.length() ); base_type::assign_( a ); }
|
/gem5/src/dev/ |
H A D | dma_device.cc | 127 DmaDevice::init() function in class:DmaDevice 131 PioDevice::init();
|
/gem5/src/sim/ |
H A D | system.cc | 217 System::init() function in class:System 453 workItemStats[j]->init(20) 576 "You must do so in init().\n");
|
/gem5/src/base/ |
H A D | statistics.cc | 114 info()->flags.set(init); 259 if (!(flags & Stats::init)) {
|
/gem5/src/mem/ruby/network/simple/ |
H A D | PerfectSwitch.cc | 61 PerfectSwitch::init(SimpleNetwork *network_ptr) function in class:PerfectSwitch
|
/gem5/src/systemc/tests/include/ |
H A D | SimpleLTInitiator1_DMI.h | 194 tmp.init();
|
/gem5/src/gpu-compute/ |
H A D | fetch_unit.cc | 67 FetchUnit::init(ComputeUnit *cu) function in class:FetchUnit
|
H A D | wavefront.cc | 100 .init(0, 4, 2) 106 .init(0, 3, 2) 135 Wavefront::init() function in class:Wavefront 144 condRegState->init(num_cregs);
|
H A D | wavefront.hh | 324 virtual void init();
|
H A D | vector_register_file.cc | 66 vgprState->init(numRegsPerSimd, p->wfSize);
|