Searched defs:slave (Results 1 - 21 of 21) sorted by relevance

/gem5/src/arch/generic/
H A DBaseTLB.py39 slave = VectorSlavePort("Port closer to the CPU side") variable in class:BaseTLB
/gem5/src/mem/ruby/network/
H A DMessageBuffer.py46 slave = SlavePort("Slave port from MessageBuffer sender") variable in class:MessageBuffer
H A DNetwork.py55 slave = VectorSlavePort("CPU slave port") variable in class:RubyNetwork
/gem5/src/mem/
H A DBridge.py48 slave = SlavePort('Slave port') variable in class:Bridge
H A DAddrMapper.py54 slave = SlavePort("Slave port") variable in class:AddrMapper
H A DMemChecker.py52 slave = SlavePort("Slave port") variable in class:MemCheckerMonitor
H A DSerialLink.py53 slave = SlavePort('Slave port') variable in class:SerialLink
H A DMemDelay.py47 slave = SlavePort("Slave port") variable in class:MemDelay
H A DCommMonitor.py54 slave = SlavePort("Slave port") variable in class:CommMonitor
H A DXBar.py54 slave = VectorSlavePort("Vector port for connecting masters") variable in class:BaseXBar
/gem5/src/dev/x86/
H A DI8259.py47 slave = Param.I8259(NULL, 'Slave I8259, if any') variable in class:I8259
H A Di8259.hh54 I8259 * slave; member in class:X86ISA::I8259
/gem5/system/alpha/console/
H A Ddbmentry.S69 slave: lda v0,(8*1024)(sp) /* end of page */ label
/gem5/src/systemc/tests/systemc/kernel/process_control/test04/
H A Dtest04.cpp61 void slave() function
[all...]
/gem5/ext/systemc/src/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_req_rsp_channels/
H A Dtlm_req_rsp_channels.h96 tlm_slave_imp< REQ , RSP > slave; member in class:tlm::tlm_req_rsp_channel
/gem5/src/systemc/ext/tlm_core/1/req_rsp/channels/req_rsp_channels/
H A Dreq_rsp_channels.hh88 tlm_slave_imp<REQ, RSP> slave; member in class:tlm::tlm_req_rsp_channel
/gem5/src/gpu-compute/
H A DX86GPUTLB.py63 slave = VectorSlavePort("Port on side closer to CPU/CU") variable in class:X86GPUTLB
74 slave = VectorSlavePort("Port on side closer to CPU/CU") variable in class:TLBCoalescer
/gem5/src/mem/ruby/system/
H A DSequencer.py40 slave = VectorSlavePort("CPU slave port") variable in class:RubyPort
/gem5/ext/sst/
H A Dgem5.cc266 auto slave = new ExtSlave(this, info, owner, s); local
/gem5/src/dev/storage/
H A Dide_ctrl.hh96 IdeDisk *master, *slave; member in struct:IdeController::Channel
/gem5/src/dev/arm/
H A DSMMUv3.py49 slave = SlavePort('Device port') variable in class:SMMUv3SlaveInterface

Completed in 21 milliseconds