Searched defs:latency (Results 1 - 25 of 43) sorted by relevance

12

/gem5/src/mem/ruby/network/
H A DBasicRouter.py40 latency = Param.Cycles(1, "number of cycles inside router") variable in class:BasicRouter
H A DBasicLink.py37 latency = Param.Cycles(1, "latency") variable in class:BasicLink
/gem5/src/learning_gem5/part2/
H A Dhello_object.hh58 const Tick latency; member in class:HelloObject
H A DSimpleCache.py43 latency = Param.Cycles(1, "Cycles taken on a hit or to resolve a miss") variable in class:SimpleCache
H A Dsimple_cache.hh266 const Cycles latency; member in class:SimpleCache
/gem5/src/mem/
H A DSimpleMemory.py49 latency = Param.Latency('30ns', "Request to response latency") variable in class:SimpleMemory
H A Dtport.cc73 Tick latency = recvAtomic(pkt); local
H A Ddram_ctrl.cc275 Tick latency = 0; local
[all...]
H A Dsimple_mem.hh109 const Tick latency; member in class:SimpleMemory
H A Dnoncoherent_xbar.cc219 Tick latency = pkt->headerDelay; local
/gem5/src/dev/x86/
H A Di8237.hh43 Tick latency; member in class:X86ISA::I8237
H A Dspeaker.hh46 Tick latency; member in class:X86ISA::Speaker
H A Dcmos.hh45 Tick latency; member in class:X86ISA::Cmos
H A Di8259.hh50 Tick latency; member in class:X86ISA::I8259
H A Di8254.hh45 Tick latency; member in class:X86ISA::I8254
H A Dintdev.hh96 Tick latency; member in class:X86ISA::IntMasterPort
/gem5/configs/ruby/
H A DAMD_Base_Constructor.py50 latency = 1 variable in class:L1Cache
61 latency = 10 variable in class:L2Cache
/gem5/tests/gem5/memory/
H A Dsimple-run.py63 latency = args.latency variable in class:MyMem
/gem5/src/mem/ruby/system/
H A DVIPERCoalescer.cc222 Tick latency = cyclesToTicks( local
253 Tick latency = cyclesToTicks( local
281 Tick latency = cyclesToTicks( local
297 Tick latency local
[all...]
/gem5/src/mem/qos/
H A Dmem_ctrl.cc189 double latency = (double) (curTick() + delay - requestTime) local
[all...]
/gem5/tests/gem5/cpu_tests/
H A Drun.py95 latency = '1ns' variable in class:MySimpleMemory
/gem5/configs/splash2/
H A Drun.py163 latency = options.l1latency variable in class:L1
172 latency = options.l2latency variable in class:L2
H A Dcluster.py142 latency = options.l1latency variable in class:L1
151 latency = options.l2latency variable in class:L2
/gem5/src/mem/cache/
H A Dnoncoherent_cache.cc181 Cycles latency = ticksToCycles(memSidePort.sendAtomic(bus_pkt)); local
/gem5/src/mem/cache/prefetch/
H A Dqueued.hh152 const Cycles latency; member in class:QueuedPrefetcher

Completed in 38 milliseconds

12