Searched refs:VecRegClass (Results 1 - 16 of 16) sorted by relevance

/gem5/src/cpu/o3/
H A Dfree_list.hh278 case VecRegClass:
311 case VecRegClass:
H A Drename_map.cc165 auto range = regFile->getRegIds(VecRegClass);
216 PhysRegId pregId(VecRegClass, i, 0);
H A Drename_map.hh236 case VecRegClass:
277 case VecRegClass:
321 case VecRegClass:
H A Dregfile.cc102 vecRegIds.emplace_back(VecRegClass, phys_reg, flat_reg_idx++);
207 case VecRegClass:
227 case VecRegClass:
H A Dcpu.hh438 RegId(VecRegClass, reg_idx));
449 RegId(VecRegClass, reg_idx));
H A Ddyn_inst.hh226 case VecRegClass:
H A Dcpu.cc265 RegId rid = RegId(VecRegClass, ridx);
1342 RegId(VecRegClass, reg_idx));
1352 RegId(VecRegClass, reg_idx));
1425 RegId(VecRegClass, reg_idx));
H A Drename_impl.hh1086 case VecRegClass:
/gem5/src/cpu/
H A Dreg_class.hh60 VecRegClass, enumerator in enum:RegClass
155 bool isVecReg() const { return regClass == VecRegClass; }
190 case VecRegClass:
H A Dthread_context.cc83 RegId rid(VecRegClass, i);
/gem5/src/arch/arm/
H A Dremote_gdb.cc214 auto v = (context->readVecReg(RegId(VecRegClass, i))).as<VecElem>();
243 RegId(VecRegClass, i))).as<VecElem>();
H A Dnativetrace.cc129 auto vec(tc->readVecReg(RegId(VecRegClass,i))
H A Disa.hh456 case VecRegClass:
457 return RegId(VecRegClass, flattenVecIndex(regId.index()));
/gem5/src/cpu/minor/
H A Ddyn_inst.cc160 case VecRegClass:
H A Dscoreboard.cc70 case VecRegClass:
/gem5/src/cpu/checker/
H A Dcpu_impl.hh614 case VecRegClass:
649 case VecRegClass:

Completed in 45 milliseconds