/gem5/src/systemc/tests/systemc/kernel/process_control/test02/ |
H A D | test02.cpp | 190 sc_clock clock; local 194 dut.m_clk(clock);
|
/gem5/src/systemc/tests/systemc/kernel/reset_signal_is/test05/ |
H A D | test05.cpp | 211 sc_clock clock; local 214 dut.m_clk(clock);
|
/gem5/src/systemc/tests/systemc/kernel/sc_process_handle/test01/ |
H A D | test01.cpp | 153 sc_clock clock; local 158 dut.m_clk(clock);
|
/gem5/configs/example/ |
H A D | ruby_direct_test.py | 96 # Create a top-level voltage domain and clock domain 99 system.clk_domain = SrcClockDomain(clock = options.sys_clock, 108 # Since Ruby runs at an independent frequency, create a seperate clock 109 system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
|
H A D | ruby_random_test.py | 106 # Create a top-level voltage domain and clock domain 109 system.clk_domain = SrcClockDomain(clock = options.sys_clock, 114 # Create a seperate clock domain for Ruby 115 system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
|
H A D | hmc_hello.py | 55 # set the clock fequency of the system 58 system.clk_domain = SrcClockDomain(clock=clk, voltage_domain=vd)
|
H A D | ruby_gpu_random_test.py | 132 # Create a top-level voltage domain and clock domain 135 system.clk_domain = SrcClockDomain(clock=options.sys_clock, 140 # Create a seperate clock domain for Ruby 141 system.ruby.clk_domain = SrcClockDomain(clock=options.ruby_clock,
|
H A D | garnet_synth_traffic.py | 120 # Create a top-level voltage domain and clock domain 123 system.clk_domain = SrcClockDomain(clock = options.sys_clock, 128 # Create a seperate clock domain for Ruby 129 system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
|
/gem5/tests/configs/ |
H A D | gpu-randomtest-ruby.py | 92 # We set the testers as cpu for ruby to find the correct clock domains 96 # Dummy voltage domain for all our clock domains 98 system.clk_domain = SrcClockDomain(clock = '1GHz', 105 # Create a separate clock domain for Ruby 106 system.ruby.clk_domain = SrcClockDomain(clock = '1GHz',
|
H A D | gpu-ruby.py | 123 help="CPU clock") 125 help="GPU clock") 175 clock = options.GPUClock, variable 266 # Dummy voltage domain for all our clock domains 268 system.clk_domain = SrcClockDomain(clock = '1GHz', 271 # Create a seperate clock domain for components that should run at 273 system.cpu[0].clk_domain = SrcClockDomain(clock = '2GHz', 285 # Create a separate clock for Ruby 286 system.ruby.clk_domain = SrcClockDomain(clock = options.ruby_clock,
|
/gem5/ext/sst/ |
H A D | ExtMaster.hh | 105 void clock();
|
H A D | ExtMaster.cc | 115 ExtMaster::clock(void) function in class:ExtMaster 117 nic->clock();
|
/gem5/src/systemc/tests/systemc/1666-2011-compliance/async_reset/ |
H A D | async_reset.cpp | 118 clock(); 123 clock(); 127 clock(); 131 clock(); 143 clock(); 151 clock(); // Clocked while asynch reset is active 155 clock(); 175 clock(); 187 clock(); 192 clock(); 510 void clock() function in struct:Top [all...] |
/gem5/src/dev/arm/ |
H A D | timer_sp804.cc | 58 : _name(__name), parent(_parent), intNum(int_num), clock(_clock), control(0x20), 92 DPRINTF(Timer, "Event schedule for %d, clock=%d, prescale=%d\n", 93 zeroEvent.when(), clock, control.timerPrescale); 96 time = time / clock / power(16, control.timerPrescale); 182 Tick time = clock * power(16, control.timerPrescale);
|
/gem5/tests/gem5/memory/ |
H A D | simple-run.py | 70 clk_domain = SrcClockDomain(clock = '1GHz',
|
/gem5/configs/learning_gem5/part3/ |
H A D | simple_ruby.py | 59 # Set the clock fequency of the system (and all of its children) 61 system.clk_domain.clock = '1GHz'
|
/gem5/src/systemc/tests/systemc/kernel/process_control/disable_enable/test1/ |
H A D | test1.cpp | 193 sc_clock clock( "clock", 1.0, SC_NS ); 196 top_p->m_clk(clock);
|
/gem5/src/systemc/tests/systemc/kernel/process_control/disable_enable/test2/ |
H A D | test2.cpp | 214 sc_clock clock( "clock", 2.0, SC_NS ); 217 top_p->m_clk(clock);
|
/gem5/src/systemc/tests/systemc/kernel/process_control/suspend_resume/test1/ |
H A D | test1.cpp | 207 sc_clock clock( "clock", 1.0, SC_NS ); 210 top_p->m_clk(clock);
|
/gem5/src/systemc/tests/systemc/kernel/process_control/suspend_resume/test2/ |
H A D | test2.cpp | 228 sc_clock clock( "clock", 2.0, SC_NS ); 231 top_p->m_clk(clock);
|
/gem5/src/systemc/tests/systemc/kernel/process_control/test01/ |
H A D | test01.cpp | 217 sc_clock clock; local 221 dut.m_clk(clock);
|
/gem5/configs/common/ |
H A D | GPUTLBConfig.py | 53 clock = options.GPUClock,\ 65 clock = options.GPUClock,\
|
/gem5/src/systemc/tests/systemc/datatypes/misc/concat/test05/ |
H A D | test05.cpp | 20 sc_clock clock; local
|
/gem5/configs/learning_gem5/part1/ |
H A D | simple.py | 52 # Set the clock fequency of the system (and all of its children) 54 system.clk_domain.clock = '1GHz'
|
/gem5/configs/learning_gem5/part2/ |
H A D | simple_cache.py | 47 # Set the clock fequency of the system (and all of its children) 49 system.clk_domain.clock = '1GHz'
|