Searched hist:13611 (Results 1 - 25 of 42) sorted by relevance
/gem5/src/arch/arm/kvm/ | ||
H A D | arm_cpu.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | armv8_cpu.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/arm/tracers/ | ||
H A D | tarmac_record.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | tarmac_parser.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/power/ | ||
H A D | remote_gdb.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | registers.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | utility.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/x86/insts/ | ||
H A D | micromediaop.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/mips/ | ||
H A D | remote_gdb.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | registers.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/null/ | ||
H A D | registers.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/riscv/ | ||
H A D | remote_gdb.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | remote_gdb.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | registers.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/alpha/ | ||
H A D | registers.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | utility.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | remote_gdb.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/x86/ | ||
H A D | nativetrace.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | registers.hh | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
H A D | utility.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/mips/isa/formats/ | ||
H A D | fp.isa | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/cpu/kvm/ | ||
H A D | x86_cpu.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/sparc/ | ||
H A D | utility.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/cpu/ | ||
H A D | thread_context.cc | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
/gem5/src/arch/x86/isa/microops/ | ||
H A D | mediaop.isa | diff 13611:c8b7847b4171 Mon Nov 19 21:14:00 EST 2018 Gabe Black <gabeblack@google.com> arch: cpu: Rename *FloatRegBits* to *FloatReg*. Now that there's no plain FloatReg, there's no reason to distinguish FloatRegBits with a special suffix since it's the only way to read or write FP registers. Change-Id: I3a60168c1d4302aed55223ea8e37b421f21efded Reviewed-on: https://gem5-review.googlesource.com/c/14460 Reviewed-by: Brandon Potter <Brandon.Potter@amd.com> Reviewed-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Maintainer: Gabe Black <gabeblack@google.com> |
Completed in 152 milliseconds