Searched refs:objects (Results 151 - 175 of 312) sorted by relevance

1234567891011>>

/gem5/src/dev/alpha/
H A DAlphaBackdoor.py33 from m5.objects.Device import BasicPioDevice
H A DTsunami.py31 from m5.objects.BadDevice import BadDevice
32 from m5.objects.AlphaBackdoor import AlphaBackdoor
33 from m5.objects.Device import BasicPioDevice, IsaFake, BadAddr
34 from m5.objects.PciHost import GenericPciHost
35 from m5.objects.Platform import Platform
36 from m5.objects.Uart import Uart8250
/gem5/src/dev/arm/
H A DEnergyCtrl.py42 from m5.objects.Device import BasicPioDevice
/gem5/src/mem/probes/
H A DStackDistProbe.py41 from m5.objects.BaseMemProbe import BaseMemProbe
/gem5/src/systemc/tests/
H A Dconfig.py36 from m5.objects import SystemC_Kernel, Root
/gem5/src/cpu/testers/rubytest/
H A DRubyTester.py31 from m5.objects.ClockedObject import ClockedObject
/gem5/src/mem/
H A DSerialLink.py45 from m5.objects.ClockedObject import ClockedObject
/gem5/configs/common/
H A DPlatformConfig.py44 import m5.objects
70 return issubclass(cls, m5.objects.Platform) and \
110 for name, cls in inspect.getmembers(m5.objects, is_platform_class):
/gem5/configs/example/arm/
H A Dfs_power.py49 from m5.objects import MathExprPowerModel, PowerModel
107 if not isinstance(cpu, m5.objects.BaseCPU):
115 if not isinstance(l2, m5.objects.Cache):
/gem5/src/mem/ruby/network/simple/
H A DSimpleNetwork.py33 from m5.objects.Network import RubyNetwork
34 from m5.objects.BasicRouter import BasicRouter
35 from m5.objects.MessageBuffer import MessageBuffer
/gem5/src/mem/ruby/network/garnet2.0/
H A DGarnetNetwork.py33 from m5.objects.Network import RubyNetwork
34 from m5.objects.BasicRouter import BasicRouter
35 from m5.objects.ClockedObject import ClockedObject
/gem5/src/arch/arm/
H A DArmISA.py43 from m5.objects.ArmPMU import ArmPMU
44 from m5.objects.ArmSystem import SveVectorLength
45 from m5.objects.ISACommon import VecRegRenameMode
/gem5/tests/configs/
H A Do3-timing-ruby.py30 from m5.objects import *
/gem5/src/systemc/tests/systemc/kernel/sc_process_handle/test01/
H A Dtest01.cpp73 const std::vector<sc_object*>& objects = m_a.get_child_objects(); local
74 if ( objects.size() != 0 )
169 const std::vector<sc_object*>& objects = handle.get_child_objects(); local
170 if ( objects.size() != 0 )
/gem5/configs/topologies/
H A DCrossbarGarnet.py33 from m5.objects import *
/gem5/src/arch/alpha/
H A DAlphaSystem.py32 from m5.objects.System import System
/gem5/src/arch/arm/tracers/
H A DTarmacTrace.py41 from m5.objects.InstTracer import InstTracer
/gem5/src/cpu/trace/
H A DTraceCPU.py41 from m5.objects.BaseCPU import BaseCPU
/gem5/src/dev/pci/
H A DCopyEngine.py33 from m5.objects.PciDevice import PciDevice
/gem5/src/dev/virtio/
H A DVirtIO9P.py42 from m5.objects.VirtIO import VirtIODeviceBase
/gem5/src/mem/ruby/structures/
H A DRubyPrefetcher.py33 from m5.objects.System import System
/gem5/util/systemc/systemc_within_gem5/systemc_sc_main/
H A Dconfig.py32 from m5.objects import SystemC_Kernel, Root
38 # systemc objects and needs to exist in simulations using systemc.
/gem5/src/cpu/testers/memtest/
H A DMemTest.py44 from m5.objects.ClockedObject import ClockedObject
/gem5/src/mem/ruby/slicc_interface/
H A DController.py44 from m5.objects.ClockedObject import ClockedObject
/gem5/src/arch/sparc/
H A DSparcSystem.py31 from m5.objects.SimpleMemory import SimpleMemory
32 from m5.objects.System import System

Completed in 15 milliseconds

1234567891011>>