Searched refs:RegId (Results 26 - 48 of 48) sorted by relevance
12
/gem5/src/cpu/minor/ |
H A D | scoreboard.hh | 111 bool findIndex(const RegId& reg, Index &scoreboard_index);
|
H A D | dyn_inst.hh | 232 RegId flatDestRegIdx[TheISA::MaxInstDestRegs];
|
H A D | dyn_inst.cc | 140 printRegName(std::ostream &os, const RegId& reg)
|
/gem5/src/cpu/ |
H A D | static_inst.hh | 216 const RegId& destRegIdx(int i) const { return _destRegIdx[i]; } 220 const RegId& srcRegIdx(int i) const { return _srcRegIdx[i]; } 234 RegId _destRegIdx[MaxInstDestRegs]; 236 RegId _srcRegIdx[MaxInstSrcRegs];
|
H A D | thread_context.cc | 83 RegId rid(VecRegClass, i); 93 RegId rid(VecPredRegClass, i);
|
H A D | base_dyn_inst.hh | 253 std::array<RegId, TheISA::MaxInstDestRegs> _flatDestRegIdx; 371 const RegId& flattenedDestRegIdx(int idx) const 409 void flattenDestReg(int idx, const RegId& flattened_dest) 606 const RegId& destRegIdx(int i) const { return staticInst->destRegIdx(i); } 609 const RegId& srcRegIdx(int i) const { return staticInst->srcRegIdx(i); }
|
/gem5/src/arch/arm/ |
H A D | isa.hh | 448 RegId 449 flattenRegId(const RegId& regId) const 453 return RegId(IntRegClass, flattenIntIndex(regId.index())); 455 return RegId(FloatRegClass, flattenFloatIndex(regId.index())); 457 return RegId(VecRegClass, flattenVecIndex(regId.index())); 459 return RegId(VecElemClass, flattenVecElemIndex(regId.index()), 462 return RegId(VecPredRegClass, 465 return RegId(CCRegClass, flattenCCIndex(regId.index())); 467 return RegId(MiscRegClass, flattenMiscIndex(regId.index())); 469 return RegId(); [all...] |
H A D | remote_gdb.cc | 214 auto v = (context->readVecReg(RegId(VecRegClass, i))).as<VecElem>(); 243 RegId(VecRegClass, i))).as<VecElem>();
|
H A D | nativetrace.cc | 129 auto vec(tc->readVecReg(RegId(VecRegClass,i))
|
/gem5/src/arch/arm/tracers/ |
H A D | tarmac_record_v8.cc | 79 const RegId& reg) 163 RegId reg_id = staticInst->destRegIdx(reg);
|
H A D | tarmac_record_v8.hh | 98 TraceRegEntryV8(const TarmacContext& tarmCtx, const RegId& reg);
|
H A D | tarmac_record.cc | 153 const RegId& reg) 316 RegId reg_id = staticInst->destRegIdx(reg);
|
/gem5/src/arch/riscv/ |
H A D | utility.hh | 137 registerName(RegId reg)
|
/gem5/src/cpu/o3/ |
H A D | dyn_inst.hh | 176 const RegId& reg = si->srcRegIdx(idx); 187 const RegId& reg = si->destRegIdx(idx); 215 const RegId& original_dest_reg =
|
H A D | rename.hh | 304 RenameHistory(InstSeqNum _instSeqNum, const RegId& _archReg, 315 RegId archReg;
|
H A D | thread_context_impl.hh | 338 RegId 339 O3ThreadContext<Impl>::flattenRegId(const RegId& regId) const
|
H A D | cpu.hh | 438 RegId(VecRegClass, reg_idx)); 449 RegId(VecRegClass, reg_idx));
|
H A D | rename_impl.hh | 1075 const RegId& src_reg = inst->srcRegIdx(src_idx); 1141 const RegId& dest_reg = inst->destRegIdx(dest_idx); 1144 RegId flat_dest_regid = tc->flattenRegId(dest_reg);
|
/gem5/src/arch/sparc/insts/ |
H A D | static_inst.cc | 64 SparcStaticInst::printRegArray(std::ostream &os, const RegId indexArray[], 97 SparcStaticInst::printReg(std::ostream &os, RegId reg)
|
/gem5/src/arch/arm/insts/ |
H A D | misc.cc | 54 const RegId& reg = srcRegIdx(i); 82 const RegId& reg = destRegIdx(i);
|
/gem5/src/arch/x86/insts/ |
H A D | static_inst.cc | 123 X86StaticInst::printReg(std::ostream &os, RegId reg, int size) const
|
/gem5/src/cpu/checker/ |
H A D | cpu_impl.hh | 604 const RegId& idx = inst->destRegIdx(start_idx); 638 const RegId& idx = inst->destRegIdx(i);
|
/gem5/src/cpu/o3/probe/ |
H A D | elastic_trace.cc | 247 const RegId& src_reg = dyn_inst->srcRegIdx(src_idx); 279 const RegId& dest_reg = dyn_inst->destRegIdx(dest_idx);
|
Completed in 49 milliseconds
12