111723Sar4jc@virginia.edu/* 211723Sar4jc@virginia.edu * Copyright (c) 2013 ARM Limited 311723Sar4jc@virginia.edu * Copyright (c) 2014-2015 Sven Karlsson 412808Srobert.scheffel1@tu-dresden.de * Copyright (c) 2018 TU Dresden 511723Sar4jc@virginia.edu * All rights reserved 611723Sar4jc@virginia.edu * 711723Sar4jc@virginia.edu * The license below extends only to copyright in the software and shall 811723Sar4jc@virginia.edu * not be construed as granting a license to any other intellectual 911723Sar4jc@virginia.edu * property including but not limited to intellectual property relating 1011723Sar4jc@virginia.edu * to a hardware implementation of the functionality of the software 1111723Sar4jc@virginia.edu * licensed hereunder. You may use the software subject to the license 1211723Sar4jc@virginia.edu * terms below provided that you ensure that this notice is replicated 1311723Sar4jc@virginia.edu * unmodified and in its entirety in all distributions of the software, 1411723Sar4jc@virginia.edu * modified or unmodified, in source code or in binary form. 1511723Sar4jc@virginia.edu * 1612119Sar4jc@virginia.edu * Copyright (c) 2016-2017 The University of Virginia 1711723Sar4jc@virginia.edu * All rights reserved. 1811723Sar4jc@virginia.edu * 1911723Sar4jc@virginia.edu * Redistribution and use in source and binary forms, with or without 2011723Sar4jc@virginia.edu * modification, are permitted provided that the following conditions are 2111723Sar4jc@virginia.edu * met: redistributions of source code must retain the above copyright 2211723Sar4jc@virginia.edu * notice, this list of conditions and the following disclaimer; 2311723Sar4jc@virginia.edu * redistributions in binary form must reproduce the above copyright 2411723Sar4jc@virginia.edu * notice, this list of conditions and the following disclaimer in the 2511723Sar4jc@virginia.edu * documentation and/or other materials provided with the distribution; 2611723Sar4jc@virginia.edu * neither the name of the copyright holders nor the names of its 2711723Sar4jc@virginia.edu * contributors may be used to endorse or promote products derived from 2811723Sar4jc@virginia.edu * this software without specific prior written permission. 2911723Sar4jc@virginia.edu * 3011723Sar4jc@virginia.edu * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 3111723Sar4jc@virginia.edu * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 3211723Sar4jc@virginia.edu * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 3311723Sar4jc@virginia.edu * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 3411723Sar4jc@virginia.edu * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 3511723Sar4jc@virginia.edu * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 3611723Sar4jc@virginia.edu * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, 3711723Sar4jc@virginia.edu * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 3811723Sar4jc@virginia.edu * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 3911723Sar4jc@virginia.edu * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE 4011723Sar4jc@virginia.edu * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 4111723Sar4jc@virginia.edu * 4211723Sar4jc@virginia.edu * Authors: Andreas Hansson 4311723Sar4jc@virginia.edu * Sven Karlsson 4411723Sar4jc@virginia.edu * Alec Roelke 4512808Srobert.scheffel1@tu-dresden.de * Robert Scheffel 4611723Sar4jc@virginia.edu */ 4711723Sar4jc@virginia.edu 4811723Sar4jc@virginia.edu#ifndef __ARCH_RISCV_UTILITY_HH__ 4911723Sar4jc@virginia.edu#define __ARCH_RISCV_UTILITY_HH__ 5011723Sar4jc@virginia.edu 5111723Sar4jc@virginia.edu#include <cmath> 5211723Sar4jc@virginia.edu#include <cstdint> 5312136Sar4jc@virginia.edu#include <sstream> 5412119Sar4jc@virginia.edu#include <string> 5511723Sar4jc@virginia.edu 5612119Sar4jc@virginia.edu#include "arch/riscv/registers.hh" 5711723Sar4jc@virginia.edu#include "base/types.hh" 5812119Sar4jc@virginia.edu#include "cpu/reg_class.hh" 5911723Sar4jc@virginia.edu#include "cpu/static_inst.hh" 6011723Sar4jc@virginia.edu#include "cpu/thread_context.hh" 6111723Sar4jc@virginia.edu 6211723Sar4jc@virginia.edunamespace RiscvISA 6311723Sar4jc@virginia.edu{ 6411723Sar4jc@virginia.edu 6511725Sar4jc@virginia.edutemplate<typename T> inline bool 6611725Sar4jc@virginia.eduisquietnan(T val) 6711725Sar4jc@virginia.edu{ 6811725Sar4jc@virginia.edu return false; 6911725Sar4jc@virginia.edu} 7011725Sar4jc@virginia.edu 7111725Sar4jc@virginia.edutemplate<> inline bool 7211725Sar4jc@virginia.eduisquietnan<float>(float val) 7311725Sar4jc@virginia.edu{ 7411725Sar4jc@virginia.edu return std::isnan(val) 7511725Sar4jc@virginia.edu && (reinterpret_cast<uint32_t&>(val)&0x00400000); 7611725Sar4jc@virginia.edu} 7711725Sar4jc@virginia.edu 7811725Sar4jc@virginia.edutemplate<> inline bool 7911725Sar4jc@virginia.eduisquietnan<double>(double val) 8011725Sar4jc@virginia.edu{ 8111725Sar4jc@virginia.edu return std::isnan(val) 8211725Sar4jc@virginia.edu && (reinterpret_cast<uint64_t&>(val)&0x0008000000000000ULL); 8311725Sar4jc@virginia.edu} 8411725Sar4jc@virginia.edu 8511725Sar4jc@virginia.edutemplate<typename T> inline bool 8611725Sar4jc@virginia.eduissignalingnan(T val) 8711725Sar4jc@virginia.edu{ 8811725Sar4jc@virginia.edu return false; 8911725Sar4jc@virginia.edu} 9011725Sar4jc@virginia.edu 9111725Sar4jc@virginia.edutemplate<> inline bool 9211725Sar4jc@virginia.eduissignalingnan<float>(float val) 9311725Sar4jc@virginia.edu{ 9411725Sar4jc@virginia.edu return std::isnan(val) 9511725Sar4jc@virginia.edu && (reinterpret_cast<uint32_t&>(val)&0x00200000); 9611725Sar4jc@virginia.edu} 9711725Sar4jc@virginia.edu 9811725Sar4jc@virginia.edutemplate<> inline bool 9911725Sar4jc@virginia.eduissignalingnan<double>(double val) 10011725Sar4jc@virginia.edu{ 10111725Sar4jc@virginia.edu return std::isnan(val) 10211725Sar4jc@virginia.edu && (reinterpret_cast<uint64_t&>(val)&0x0004000000000000ULL); 10311725Sar4jc@virginia.edu} 10411725Sar4jc@virginia.edu 10511723Sar4jc@virginia.eduinline PCState 10611723Sar4jc@virginia.edubuildRetPC(const PCState &curPC, const PCState &callPC) 10711723Sar4jc@virginia.edu{ 10811723Sar4jc@virginia.edu PCState retPC = callPC; 10911723Sar4jc@virginia.edu retPC.advance(); 11011723Sar4jc@virginia.edu retPC.pc(curPC.npc()); 11111723Sar4jc@virginia.edu return retPC; 11211723Sar4jc@virginia.edu} 11311723Sar4jc@virginia.edu 11411723Sar4jc@virginia.eduinline uint64_t 11511723Sar4jc@virginia.edugetArgument(ThreadContext *tc, int &number, uint16_t size, bool fp) 11611723Sar4jc@virginia.edu{ 11711723Sar4jc@virginia.edu return 0; 11811723Sar4jc@virginia.edu} 11911723Sar4jc@virginia.edu 12011723Sar4jc@virginia.eduinline void startupCPU(ThreadContext *tc, int cpuId) 12111723Sar4jc@virginia.edu{ 12212808Srobert.scheffel1@tu-dresden.de tc->activate(); 12311723Sar4jc@virginia.edu} 12411723Sar4jc@virginia.edu 12511723Sar4jc@virginia.eduinline void 12611723Sar4jc@virginia.educopyRegs(ThreadContext *src, ThreadContext *dest) 12711723Sar4jc@virginia.edu{ 12811723Sar4jc@virginia.edu // First loop through the integer registers. 12911723Sar4jc@virginia.edu for (int i = 0; i < NumIntRegs; ++i) 13011723Sar4jc@virginia.edu dest->setIntReg(i, src->readIntReg(i)); 13111723Sar4jc@virginia.edu 13211723Sar4jc@virginia.edu // Lastly copy PC/NPC 13311723Sar4jc@virginia.edu dest->pcState(src->pcState()); 13411723Sar4jc@virginia.edu} 13511723Sar4jc@virginia.edu 13612119Sar4jc@virginia.eduinline std::string 13712119Sar4jc@virginia.eduregisterName(RegId reg) 13812119Sar4jc@virginia.edu{ 13912119Sar4jc@virginia.edu if (reg.isIntReg()) { 14012136Sar4jc@virginia.edu if (reg.index() >= NumIntArchRegs) { 14112136Sar4jc@virginia.edu /* 14212136Sar4jc@virginia.edu * This should only happen if a instruction is being speculatively 14312136Sar4jc@virginia.edu * executed along a not-taken branch, and if that instruction's 14412136Sar4jc@virginia.edu * width was incorrectly predecoded (i.e., it was predecoded as a 14512136Sar4jc@virginia.edu * full instruction rather than a compressed one or vice versa). 14612136Sar4jc@virginia.edu * It also should only happen if a debug flag is on that prints 14712136Sar4jc@virginia.edu * disassembly information, so rather than panic the incorrect 14812136Sar4jc@virginia.edu * value is printed for debugging help. 14912136Sar4jc@virginia.edu */ 15012136Sar4jc@virginia.edu std::stringstream str; 15112136Sar4jc@virginia.edu str << "?? (x" << reg.index() << ')'; 15212136Sar4jc@virginia.edu return str.str(); 15312136Sar4jc@virginia.edu } 15412119Sar4jc@virginia.edu return IntRegNames[reg.index()]; 15512119Sar4jc@virginia.edu } else { 15612136Sar4jc@virginia.edu if (reg.index() >= NumFloatRegs) { 15712136Sar4jc@virginia.edu std::stringstream str; 15812136Sar4jc@virginia.edu str << "?? (f" << reg.index() << ')'; 15912136Sar4jc@virginia.edu return str.str(); 16012136Sar4jc@virginia.edu } 16112119Sar4jc@virginia.edu return FloatRegNames[reg.index()]; 16212119Sar4jc@virginia.edu } 16312119Sar4jc@virginia.edu} 16412119Sar4jc@virginia.edu 16511723Sar4jc@virginia.eduinline void 16611723Sar4jc@virginia.eduskipFunction(ThreadContext *tc) 16711723Sar4jc@virginia.edu{ 16811723Sar4jc@virginia.edu panic("Not Implemented for Riscv"); 16911723Sar4jc@virginia.edu} 17011723Sar4jc@virginia.edu 17111723Sar4jc@virginia.eduinline void 17211723Sar4jc@virginia.eduadvancePC(PCState &pc, const StaticInstPtr &inst) 17311723Sar4jc@virginia.edu{ 17411723Sar4jc@virginia.edu inst->advancePC(pc); 17511723Sar4jc@virginia.edu} 17611723Sar4jc@virginia.edu 17711723Sar4jc@virginia.edustatic inline bool 17811723Sar4jc@virginia.eduinUserMode(ThreadContext *tc) 17911723Sar4jc@virginia.edu{ 18011723Sar4jc@virginia.edu return true; 18111723Sar4jc@virginia.edu} 18211723Sar4jc@virginia.edu 18311723Sar4jc@virginia.eduinline uint64_t 18411723Sar4jc@virginia.edugetExecutingAsid(ThreadContext *tc) 18511723Sar4jc@virginia.edu{ 18611723Sar4jc@virginia.edu return 0; 18711723Sar4jc@virginia.edu} 18811723Sar4jc@virginia.edu 18912808Srobert.scheffel1@tu-dresden.de/** 19012808Srobert.scheffel1@tu-dresden.de * init Cpu function 19112808Srobert.scheffel1@tu-dresden.de */ 19212808Srobert.scheffel1@tu-dresden.devoid initCPU(ThreadContext *tc, int cpuId); 19311723Sar4jc@virginia.edu 19411723Sar4jc@virginia.edu} // namespace RiscvISA 19511723Sar4jc@virginia.edu 19611723Sar4jc@virginia.edu#endif // __ARCH_RISCV_UTILITY_HH__ 197