Searched refs:schedTimingReq (Results 1 - 9 of 9) sorted by relevance
| /gem5/src/mem/ |
| H A D | qport.hh | 148 void schedTimingReq(PacketPtr pkt, Tick when) function in class:QueuedMasterPort
|
| H A D | bridge.hh | 289 void schedTimingReq(PacketPtr pkt, Tick when);
|
| H A D | serial_link.hh | 282 void schedTimingReq(PacketPtr pkt, Tick when);
|
| H A D | bridge.cc | 193 masterPort.schedTimingReq(pkt, bridge.clockEdge(delay) +
216 Bridge::BridgeMasterPort::schedTimingReq(PacketPtr pkt, Tick when) function in class:Bridge::BridgeMasterPort
|
| H A D | serial_link.cc | 220 masterPort.schedTimingReq(pkt, t);
242 SerialLink::SerialLinkMasterPort::schedTimingReq(PacketPtr pkt, Tick when) function in class:SerialLink::SerialLinkMasterPort
|
| H A D | mem_delay.cc | 143 parent.masterPort.schedTimingReq(pkt, when);
|
| /gem5/src/dev/x86/ |
| H A D | intdev.hh | 121 schedTimingReq(pkt, curTick() + latency);
|
| /gem5/src/mem/ruby/slicc_interface/ |
| H A D | AbstractController.cc | 260 memoryPort.schedTimingReq(pkt, clockEdge(latency));
285 memoryPort.schedTimingReq(pkt, clockEdge(latency));
303 memoryPort.schedTimingReq(pkt, clockEdge(latency));
|
| /gem5/src/mem/ruby/system/ |
| H A D | RubyPort.cc | 266 ruby_port->memMasterPort.schedTimingReq(pkt,
|
Completed in 15 milliseconds