/gem5/src/arch/arm/insts/ |
H A D | mult.hh | 54 IntRegIndex reg0, reg1, reg2; 57 IntRegIndex _reg0, IntRegIndex _reg1, IntRegIndex _reg2) : 69 IntRegIndex reg3; 72 IntRegIndex _reg0, IntRegIndex _reg1, 73 IntRegIndex _reg2, IntRegIndex _reg3) :
|
H A D | sve.hh | 60 IntRegIndex dest; 65 OpClass __opClass, IntRegIndex _dest, 75 IntRegIndex dest; 77 IntRegIndex op2; 80 OpClass __opClass, IntRegIndex _dest, 81 int8_t _imm1, IntRegIndex _op2) : 90 IntRegIndex dest; 91 IntRegIndex op1; 95 OpClass __opClass, IntRegIndex _dest, 96 IntRegIndex _op [all...] |
H A D | sve_mem.hh | 52 IntRegIndex dest; 53 IntRegIndex base; 62 OpClass __opClass, IntRegIndex _dest, 63 IntRegIndex _base, uint64_t _imm) 77 IntRegIndex dest; 78 IntRegIndex base; 87 OpClass __opClass, IntRegIndex _dest, 88 IntRegIndex _base, uint64_t _imm) 102 IntRegIndex dest; 103 IntRegIndex g [all...] |
H A D | misc.hh | 48 IntRegIndex dest; 51 IntRegIndex _dest) : 89 IntRegIndex op1; 92 IntRegIndex _op1, uint8_t _byteMask) : 104 IntRegIndex dest; 105 IntRegIndex dest2; 109 MiscRegIndex _op1, IntRegIndex _dest, IntRegIndex _dest2, 122 IntRegIndex op1; 123 IntRegIndex op [all...] |
H A D | data64.hh | 51 IntRegIndex dest, op1; 55 IntRegIndex _dest, IntRegIndex _op1, uint64_t _imm) : 67 IntRegIndex dest; 71 IntRegIndex _dest, uint64_t _imm) : 83 IntRegIndex dest, op1, op2; 88 IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, 102 IntRegIndex des [all...] |
H A D | mem.hh | 81 IntRegIndex base; 84 IntRegIndex ura, urb, urc; 90 IntRegIndex _base, AddrMode _mode, bool _wb) 167 IntRegIndex dest; 168 IntRegIndex base; 175 IntRegIndex _dest, IntRegIndex _base, bool _add) 213 IntRegIndex _dest, IntRegIndex _base, bool _add, int32_t _imm) 230 IntRegIndex resul [all...] |
H A D | branch.hh | 82 IntRegIndex op1; 86 IntRegIndex _op1) : 98 IntRegIndex _op1, ConditionCode _condCode) : 111 IntRegIndex op1; 112 IntRegIndex op2; 116 IntRegIndex _op1, IntRegIndex _op2) : 128 IntRegIndex op1; 132 int32_t _imm, IntRegIndex _op1) :
|
H A D | mem64.hh | 51 IntRegIndex base; 56 IntRegIndex _base, MiscRegIndex _dest, uint64_t _imm) 96 IntRegIndex dest; 97 IntRegIndex base; 105 IntRegIndex _dest, IntRegIndex _base) 138 IntRegIndex _dest, IntRegIndex _base, int64_t _imm) 149 IntRegIndex dest2; 152 IntRegIndex _des [all...] |
H A D | sve_macromem.hh | 54 IntRegIndex dest; 55 IntRegIndex gp; 56 IntRegIndex base; 57 IntRegIndex offset; 62 IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, 63 IntRegIndex _offset, uint8_t _numregs) 73 mnem, machInst, static_cast<IntRegIndex>(INTRLVREG0 + i), 78 mnem, machInst, static_cast<IntRegIndex>((_des [all...] |
H A D | pred_inst.cc | 55 (IntRegIndex)(uint32_t)machInst.rd, 56 (IntRegIndex)(uint32_t)machInst.rn, 57 (IntRegIndex)(uint32_t)machInst.rm, 58 (IntRegIndex)(uint32_t)machInst.rs, 69 (IntRegIndex)(uint32_t)machInst.rd, 70 (IntRegIndex)(uint32_t)machInst.rn, 71 (IntRegIndex)(uint32_t)machInst.rm, 72 (IntRegIndex)(uint32_t)machInst.rs,
|
H A D | branch64.hh | 88 IntRegIndex op1; 92 IntRegIndex _op1) : 105 IntRegIndex _op1) : 130 IntRegIndex op1; 134 int64_t _imm, IntRegIndex _op1) : 154 IntRegIndex op1; 159 IntRegIndex _op1) :
|
H A D | misc64.hh | 63 IntRegIndex dest; 64 IntRegIndex op1; 69 OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, 82 IntRegIndex dest; 83 IntRegIndex op1; 84 IntRegIndex op2; 88 OpClass __opClass, IntRegIndex _dest, IntRegIndex _op1, 89 IntRegIndex _op [all...] |
H A D | vfp.hh | 457 inScalarBank(IntRegIndex idx) 470 IntRegIndex addStride(IntRegIndex idx, unsigned stride); 471 void nextIdxs(IntRegIndex &dest, IntRegIndex &op1, IntRegIndex &op2); 472 void nextIdxs(IntRegIndex &dest, IntRegIndex &op1); 473 void nextIdxs(IntRegIndex &dest); 885 IntRegIndex op [all...] |
H A D | pred_inst.hh | 281 IntRegIndex dest, op1; 288 IntRegIndex _dest, IntRegIndex _op1, uint32_t _imm, bool _rotC) : 300 IntRegIndex dest, op1, op2; 305 IntRegIndex _dest, IntRegIndex _op1, IntRegIndex _op2, 319 IntRegIndex dest, op1, op2, shift; 323 IntRegIndex _dest, IntRegIndex _op [all...] |
H A D | macromem.hh | 257 IntRegIndex ura, urb, urc; 260 IntRegIndex _ura, IntRegIndex _urb, IntRegIndex _urc) 433 IntRegIndex rn, bool index, bool up, bool user, 453 IntRegIndex rn, IntRegIndex rt, IntRegIndex rt2); 460 bool load, IntRegIndex dest, IntRegIndex bas [all...] |
H A D | static_inst.hh | 179 void printShiftOperand(std::ostream &os, IntRegIndex rm, 181 IntRegIndex rs, ArmShiftType type) const; 183 IntRegIndex rm, ArmExtendType type, 189 IntRegIndex rd, IntRegIndex rn, IntRegIndex rm, 190 IntRegIndex rs, uint32_t shiftAmt, ArmShiftType type,
|
H A D | macromem.cc | 57 OpClass __opClass, IntRegIndex rn, 246 IntRegIndex rn, IntRegIndex rt, IntRegIndex rt2) : 348 OpClass __opClass, bool load, IntRegIndex dest, 349 IntRegIndex base, int64_t imm) : 369 OpClass __opClass, bool load, IntRegIndex dest, 370 IntRegIndex base, int64_t imm) : 395 OpClass __opClass, bool load, IntRegIndex dest, 396 IntRegIndex bas [all...] |
H A D | vfp.cc | 1156 IntRegIndex 1157 VfpMacroOp::addStride(IntRegIndex idx, unsigned stride) 1163 idx = (IntRegIndex)(idx - offset); 1165 idx = (IntRegIndex)(idx + (offset % 8)); 1170 VfpMacroOp::nextIdxs(IntRegIndex &dest, IntRegIndex &op1, IntRegIndex &op2) 1182 VfpMacroOp::nextIdxs(IntRegIndex &dest, IntRegIndex &op1) 1193 VfpMacroOp::nextIdxs(IntRegIndex [all...] |
H A D | static_inst.cc | 494 IntRegIndex rm, 497 IntRegIndex rs, 558 IntRegIndex rm, ArmExtendType type, 590 bool immShift, bool s, IntRegIndex rd, IntRegIndex rn, 591 IntRegIndex rm, IntRegIndex rs, uint32_t shiftAmt,
|
/gem5/src/arch/x86/regs/ |
H A D | int.hh | 63 enum IntRegIndex enum in namespace:X86ISA 153 static const IntRegIndex IntFoldBit = (IntRegIndex)(1 << 6); 155 inline static IntRegIndex 158 return (IntRegIndex)(NUM_INTREGS + index); 161 inline static IntRegIndex 164 return (IntRegIndex)(NUM_INTREGS + NumMicroIntRegs + index); 167 inline static IntRegIndex 172 return (IntRegIndex)index;
|
/gem5/src/arch/arm/ |
H A D | intregs.hh | 53 enum IntRegIndex enum in namespace:ArmISA 304 typedef IntRegIndex IntRegMap[NUM_ARCH_INTREGS]; 328 static inline IntRegIndex 346 static inline IntRegIndex 364 static inline IntRegIndex 382 static inline IntRegIndex 400 static inline IntRegIndex 418 static inline IntRegIndex 436 static inline IntRegIndex 454 static inline IntRegIndex [all...] |
H A D | utility.hh | 273 mcrMrcIssBuild(bool isRead, uint32_t crm, IntRegIndex rt, uint32_t crn, 285 mcrMrcIssExtract(uint32_t iss, bool &isRead, uint32_t &crm, IntRegIndex &rt, 290 rt = (IntRegIndex) ((iss >> 5) & 0xF); 297 mcrrMrrcIssBuild(bool isRead, uint32_t crm, IntRegIndex rt, IntRegIndex rt2, 309 uint32_t crm, uint32_t op2, IntRegIndex rt)
|
H A D | process.hh | 63 void argsInit(int pageSize, ArmISA::IntRegIndex spIndex);
|
/gem5/src/arch/arm/kvm/ |
H A D | armv8_cpu.hh | 98 IntRegInfo(uint64_t _kvm, IntRegIndex _idx, const char *_name) 104 IntRegIndex idx;
|
H A D | arm_cpu.hh | 76 const IntRegIndex idx;
|