/gem5/src/arch/power/ |
H A D | process.cc | 126 // zero for static executables or contain the base address for 256 const AuxVector<uint64_t> zero(0, 0); 257 initVirtMem.write(auxv_array_end, zero); 258 auxv_array_end += sizeof(zero);
|
/gem5/src/base/ |
H A D | statistics.hh | 113 bool zero() const { return s.zero(); } function in class:Stats::InfoProxy 217 bool zero() const { return true; } function in class:Stats::InfoAccess 547 * @return true if zero value 549 bool zero() const { return data == Counter(); } 625 * @return true if zero value 627 bool zero() const { return total == 0.0; } 767 bool zero() { return result() == 0.0; } 781 bool zero() const { return value() == 0; } 886 bool zero() cons [all...] |
/gem5/src/python/pybind11/ |
H A D | stats.cc | 122 .def("zero", &Stats::Info::zero)
|
/gem5/src/base/stats/ |
H A D | info.hh | 58 /** Don't print if this is zero. */ 132 virtual bool zero() const = 0;
|
H A D | text.cc | 200 if (info.prereq && info.prereq->zero())
|
/gem5/tests/test-progs/asmtest/src/riscv/isa/macros/mt/ |
H A D | test_macros_mt_ecall.h | 201 addi t4, zero, 1 variable 202 amoadd.d zero, t4, (t3)
|
/gem5/src/arch/x86/ |
H A D | process.cc | 650 uint64_t zero = 0; local 651 assert(_gdtSize % sizeof(zero) == 0); 653 gdtCurrent < _gdtStart + _gdtSize; gdtCurrent += sizeof(zero)) { 654 initVirtMem.write(gdtCurrent, zero); 874 // zero for static executables or contain the base address for 1022 const AuxVector<uint64_t> zero(0, 0); 1023 initVirtMem.write(auxv_array_end, zero); 1024 auxv_array_end += sizeof(zero);
|
/gem5/src/arch/sparc/ |
H A D | process.cc | 78 case 0x02: // Division by zero 79 warn("Software signaled a division by zero at pc %#x.\n", pc.pc()); 253 // zero for static executables or contain the base address for 380 const AuxVector<IntType> zero(0, 0); 381 initVirtMem.write(auxv_array_end, zero); 382 auxv_array_end += sizeof(zero); 446 panic("Otherwin non-zero.\n"); 481 panic("Otherwin non-zero.\n");
|
/gem5/src/arch/generic/ |
H A D | vec_reg.hh | 196 zero() { container.zero(); } function in class:VecRegT 275 "Cannot create Vector Register Container of zero size"); 295 void zero() { memset(container.data(), 0, SIZE); } function in class:VecRegContainer
|
/gem5/src/cpu/ |
H A D | timebuf.hh | 239 wire zero() function in class:TimeBuffer
|
H A D | simple_thread.hh | 270 vecRegs[i].zero();
|
/gem5/ext/drampower/src/ |
H A D | CommandAnalysis.h | 152 int64_t zero; member in class:Data::CommandAnalysis
|
H A D | CmdHandlers.cc | 48 int64_t zero = 0; local 54 return max(zero, cycles_in); 385 // Negative or zero duration should never happen. 495 // Number of precharged cycles (zero <= pre_cycles < RP) 502 // is at maximum tRP (if pre_cycles is zero).
|
/gem5/system/alpha/palcode/ |
H A D | platform.S | 149 lda _raddr, 0xff88(zero); /* Get base node space address bits */ \ 174 lda _raddr, 0xff88(zero); /* Get base node space address bits */ \ 178 br zero, 2f; \ 198 lda _rid,8(zero); /* IOP8 */ \ 199 br zero,6f; \ 227 lda _raddr, 0xff88(zero); \ 233 lda _rs1, tlep_##_tlepreg(zero); \ 242 lda _rs1, tlep_##_tlepreg(zero); \ 248 lda _rs1, tlsb_##_tlepreg(zero); \ 254 lda _rs1,tlsb_##_tlepreg(zero); \ [all...] |
H A D | osfpal.S | 719 beq r12, TRAP_ARITH_10_ // if zero we are in kern now 1897 ldah r14, 0xFFF0(zero) 1913 bis r5, r4, zero // Make sure all loads complete before 1914 bis r7, r6, zero // reading registers that unlock them. 1917 ldq_p zero, eiStat(r14) // Make sure it is really unlocked. 2089 bis zero, 1, r2 // Get a '1' 2799 bic r1, r13, r1 // zero icsr<fpe> 3103 // counter, with "zero interrupts" being an option 3237 mtpr r31, ev5__ipl // zero ibox IPL - 2 bubbles to hw_rei
|
/gem5/src/arch/arm/ |
H A D | process.cc | 310 // zero for static executables or contain the base address for 441 const AuxVector<IntType> zero(0, 0); 442 initVirtMem.write(auxv_array_end, zero); 443 auxv_array_end += sizeof(zero); 454 //to zero explicitly to make sure this isn't used.
|
/gem5/src/cpu/o3/ |
H A D | regfile.cc | 84 warn("Non-zero number of physical CC regs specified, even though\n" 101 vectorRegFile[phys_reg].zero();
|
/gem5/ext/systemc/src/sysc/datatypes/int/ |
H A D | sc_nbcommon.inc | 2459 digit[digit_num] &= DIGIT_MASK; // Needed to zero the overflow bits. 2476 digit[digit_num] &= DIGIT_MASK; // Needed to zero the overflow bits. 2497 // Initialize buf to zero. 2559 // Initialize digit to zero. 2679 // The rest will be executed if u is not zero. 2827 // The rest will be executed if u is not zero.
|
/gem5/src/systemc/ext/dt/bit/ |
H A D | sc_proxy.hh | 653 // decides what to do there (e.g. sign extension or zero padding). 1320 uint64 zero = 0; local 1323 return (int64)(w & (~zero >> (64 - len))); 1325 return (int64)(w | (~zero << len));
|
/gem5/ext/systemc/src/sysc/datatypes/bit/ |
H A D | sc_proxy.h | 765 // decides what to do there (e.g. sign extension or zero padding). 1523 uint64 zero = 0; local 1526 return (int64)( w & (~zero >> (64 - len)) ); 1528 return (int64)( w | (~zero << len) );
|
/gem5/src/sim/ |
H A D | syscall_emul.cc | 165 * this problem by setting the root process' ppid to zero in the 265 // if the address is already there, zero it out 267 uint8_t zero = 0; local 273 tp.memsetBlob(gen.addr(), zero, size_needed); 278 tp.memsetBlob(next_page, zero, size_needed);
|