Searched refs:override (Results 326 - 350 of 403) sorted by relevance

<<11121314151617

/gem5/src/sim/
H A Dmem_state.hh93 serialize(CheckpointOut &cp) const override
104 unserialize(CheckpointIn &cp) override
/gem5/src/arch/x86/
H A Dpagetable.hh118 void serialize(CheckpointOut &cp) const override; member in struct:X86ISA::TlbEntry
119 void unserialize(CheckpointIn &cp) override; member in struct:X86ISA::TlbEntry
/gem5/src/base/
H A Dtrace.hh107 const std::string &message) override; member in class:Trace::OstreamLogger
109 std::ostream &getOstream() override { return stream; }
/gem5/src/mem/
H A Dabstract_mem.hh210 void init() override; member in class:AbstractMemory
325 void regStats() override; member in class:AbstractMemory
H A Daddr_mapper.hh67 PortID idx=InvalidPortID) override; member in class:AddrMapper
69 void init() override; member in class:AddrMapper
H A Dmem_checker_monitor.hh74 PortID idx=InvalidPortID) override; member in class:MemCheckerMonitor
76 void init() override; member in class:MemCheckerMonitor
H A Ddram_ctrl.hh366 * potentially override an already scheduled transition.
1176 void regStats() override; member in class:DRAMCtrl
1180 DrainState drain() override; member in class:DRAMCtrl
1183 PortID idx=InvalidPortID) override; member in class:DRAMCtrl
1185 virtual void init() override; member in class:DRAMCtrl
1186 virtual void startup() override; member in class:DRAMCtrl
1187 virtual void drainResume() override; member in class:DRAMCtrl
/gem5/src/mem/cache/prefetch/
H A Dsignature_path.hh106 void reset() override
281 std::vector<AddrPriority> &addresses) override; member in class:SignaturePathPrefetcher
H A Dstride.hh176 std::vector<AddrPriority> &addresses) override; member in class:StridePrefetcher
H A Dpif.hh167 void notify(const Addr& pc) override; member in class:PIFPrefetcher::PrefetchListenerPC
/gem5/src/cpu/pred/
H A Dloop_predictor.hh254 void init() override; member in class:LoopPredictor
259 void regStats() override; member in class:LoopPredictor
/gem5/src/mem/ruby/network/
H A DNetwork.hh85 void init() override; member in class:Network
138 getPort(const std::string &, PortID idx=InvalidPortID) override
/gem5/src/gpu-compute/
H A Dtlb_coalescer.hh146 void regStats() override; member in class:TLBCoalescer
215 PortID idx=InvalidPortID) override; member in class:TLBCoalescer
H A Dgpu_tlb.hh220 void regStats() override; member in class:X86ISA::GpuTLB
238 virtual void serialize(CheckpointOut& cp) const override; member in class:X86ISA::GpuTLB
239 virtual void unserialize(CheckpointIn& cp) override; member in class:X86ISA::GpuTLB
312 PortID idx=InvalidPortID) override; member in class:X86ISA::GpuTLB
/gem5/src/dev/pci/
H A Dcopy_engine_defs.hh128 void serialize(CheckpointOut &cp) const override
136 void unserialize(CheckpointIn &cp) override
200 void serialize(CheckpointOut &cp) const override
210 void unserialize(CheckpointIn &cp) override
/gem5/ext/nomali/lib/
H A Dnomali_api.cc83 void reset() override {
89 void intJob(int set) override { api.callbackInt(NOMALI_INT_JOB, set); }
90 void intMMU(int set) override { api.callbackInt(NOMALI_INT_MMU, set); }
91 void intGPU(int set) override { api.callbackInt(NOMALI_INT_GPU, set); }
/gem5/src/arch/arm/linux/
H A Dsystem.hh148 std::string &next_task_str, int32_t &mm) override; member in class:DumpStatsPCEvent64
/gem5/src/systemc/core/
H A Dsc_main_python.cc99 run(pybind11::module &systemc) override
H A Dsc_time_python.cc41 run(pybind11::module &systemc) override
/gem5/src/arch/sparc/insts/
H A Dnop.cc60 const SymbolTable *symtab) const override; member in class:Nop
/gem5/src/arch/sparc/linux/
H A Dprocess.cc55 load(ProcessParams *params, ObjectFile *obj_file) override
/gem5/src/dev/arm/
H A Dufs_device.hh176 DrainState drain() override; member in class:UFSHostDevice
178 void serialize(CheckpointOut &cp) const override; member in class:UFSHostDevice
179 void unserialize(CheckpointIn &cp) override; member in class:UFSHostDevice
830 AddrRangeList getAddrRanges() const override; member in class:UFSHostDevice
835 Tick read(PacketPtr pkt) override; member in class:UFSHostDevice
836 Tick write(PacketPtr pkt) override; member in class:UFSHostDevice
995 void regStats() override; member in class:UFSHostDevice
H A Dgic_v3_cpu_interface.hh326 void serialize(CheckpointOut & cp) const override; member in class:Gicv3CPUInterface
327 void unserialize(CheckpointIn & cp) override; member in class:Gicv3CPUInterface
350 RegVal readMiscReg(int misc_reg) override; member in class:Gicv3CPUInterface
351 void setMiscReg(int misc_reg, RegVal val) override; member in class:Gicv3CPUInterface
352 void setThreadContext(ThreadContext *tc) override; member in class:Gicv3CPUInterface
/gem5/src/arch/arm/insts/
H A Dmacromem.hh76 advancePC(PCState &pcState) const override
97 advancePC(PCState &pcState) const override
267 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroSetPCCPSR
286 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroIntMov
306 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroIntImmOp
323 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroIntImmXOp
342 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroIntOp
362 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroIntRegXOp
402 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroMemOp
423 Addr pc, const SymbolTable *symtab) const override; member in class:ArmISA::MicroMemPairOp
[all...]
/gem5/src/cpu/minor/
H A Dlsq.hh101 bool recvTimingResp(PacketPtr pkt) override
104 void recvReqRetry() override { lsq.recvReqRetry(); }
106 bool isSnooping() const override { return true; }
108 void recvTimingSnoopReq(PacketPtr pkt) override
111 void recvFunctionalSnoop(PacketPtr pkt) override { }

Completed in 46 milliseconds

<<11121314151617