Searched refs:createInputPort (Results 1 - 25 of 39) sorted by relevance
12
/gem5/ext/dsent/model/electrical/ |
H A D | RippleAdder.cc | 61 createInputPort("CI"); 65 createInputPort("A" + String(i)); 66 createInputPort("B" + String(i));
|
H A D | DFFRAM.cc | 82 createInputPort("In", makeNetIndex(0, number_bits-1)); 85 createInputPort("WRAddr" + (String)i); 86 createInputPort("RDAddr" + (String)i); 88 createInputPort("WE"); 89 createInputPort("CK");
|
H A D | BarrelShifter.cc | 89 createInputPort( "In", makeNetIndex(0, number_bits-1)); 96 createInputPort( "Shift" + (String) i);
|
H A D | MultiplexerCrossbar.cc | 87 createInputPort("In" + (String)i, makeNetIndex(0, number_bits-1)); 94 createInputPort(String::format("Sel%d_%d", i, j));
|
H A D | MuxTreeSerializer.cc | 94 createInputPort("In", makeNetIndex(0, in_bits-1)); 95 createInputPort("OutCK");
|
H A D | DemuxTreeDeserializer.cc | 96 createInputPort("In", makeNetIndex(0, input_bits-1)); 97 createInputPort("InCK");
|
H A D | Multiplexer.cc | 80 createInputPort( "In" + (String) i, makeNetIndex(0, number_bits-1)); 84 createInputPort( "Sel" + (String)i);
|
/gem5/ext/dsent/model/electrical/router/ |
H A D | RouterSwitchAllocator.cc | 87 createInputPort("CK"); 92 createInputPort(String::format("Stage1Arb%d->Request%d", i, j)); 93 createInputPort(String::format("Stage1Arb%d->Grant%d", i, j)); 100 createInputPort(String::format("Stage2Arb%d->Request%d", i, j)); 101 createInputPort(String::format("Stage2Arb%d->Grant%d", i, j));
|
H A D | RouterInputPort.cc | 116 createInputPort("CK"); 117 createInputPort("FlitIn", makeNetIndex(0, number_bits_per_flit-1));
|
/gem5/ext/dsent/model/std_cells/ |
H A D | AND2.cc | 59 createInputPort("A"); 60 createInputPort("B"); 214 createInputPort("A"); 215 createInputPort("B");
|
H A D | NAND2.cc | 60 createInputPort("A"); 61 createInputPort("B"); 210 createInputPort("A"); 211 createInputPort("B");
|
H A D | NOR2.cc | 60 createInputPort("A"); 61 createInputPort("B"); 209 createInputPort("A"); 210 createInputPort("B");
|
H A D | MUX2.cc | 60 createInputPort("A"); 61 createInputPort("B"); 62 createInputPort("S0"); 247 createInputPort("A"); 248 createInputPort("B"); 249 createInputPort("S0");
|
H A D | BUF.cc | 56 createInputPort("A"); 166 createInputPort("A");
|
H A D | INV.cc | 61 createInputPort("A"); 180 createInputPort("A");
|
H A D | OR2.cc | 56 createInputPort("A"); 57 createInputPort("B"); 209 createInputPort("A"); 210 createInputPort("B");
|
H A D | XOR2.cc | 60 createInputPort("A"); 61 createInputPort("B"); 228 createInputPort("A"); 229 createInputPort("B");
|
H A D | LATQ.cc | 61 createInputPort("D"); 62 createInputPort("G"); 239 createInputPort("D"); 240 createInputPort("G");
|
H A D | DFFQ.cc | 61 createInputPort("D"); 62 createInputPort("CK"); 284 createInputPort("D"); 285 createInputPort("CK");
|
/gem5/ext/dsent/model/timing_graph/ |
H A D | ElectricalTimingOptimizer.cc | 75 createInputPort(port_name, port_info->getNetIndex());
|
/gem5/ext/dsent/model/optical/ |
H A D | ThrottledLaserSource.cc | 70 createInputPort( "LaserEnable");
|
H A D | OpticalLinkBackendRx.cc | 90 createInputPort("In", makeNetIndex(0, in_bits-1)); 91 createInputPort("LinkCK");
|
H A D | OpticalLinkBackendTx.cc | 87 createInputPort("In", makeNetIndex(0, in_bits-1)); 88 createInputPort("LinkCK");
|
H A D | SWMRLink.cc | 77 createInputPort("CK"); 78 createInputPort("In", makeNetIndex(0, number_wavelengths-1));
|
H A D | SWSRLink.cc | 87 createInputPort("LinkCK"); 88 createInputPort("In", makeNetIndex(0, number_bits-1));
|
Completed in 41 milliseconds
12