/gem5/src/systemc/tlm_core/2/generic_payload/ |
H A D | phase.cc | 46 register_phase(std::type_index type, std::string name) argument
|
/gem5/tests/legacy-configs/ |
H A D | run.py | 72 type=str, variable 76 type=str, variable 80 type=str, variable
|
/gem5/util/ |
H A D | style.py | 121 type=str, variable
|
/gem5/src/cpu/testers/memtest/ |
H A D | MemTest.py | 47 type = 'MemTest' variable in class:MemTest
|
/gem5/src/cpu/testers/directedtest/ |
H A D | RubyDirectedTester.py | 36 type = 'DirectedGenerator' variable in class:DirectedGenerator 43 type = 'SeriesRequestGenerator' variable in class:SeriesRequestGenerator 51 type = 'InvalidateGenerator' variable in class:InvalidateGenerator 56 type = 'RubyDirectedTester' variable in class:RubyDirectedTester
|
/gem5/src/cpu/testers/rubytest/ |
H A D | RubyTester.py | 34 type = 'RubyTester' variable in class:RubyTester
|
/gem5/src/mem/ |
H A D | SerialLink.py | 51 type = 'SerialLink' variable in class:SerialLink
|
H A D | MemDelay.py | 42 type = 'MemDelay' variable in class:MemDelay 50 type = 'SimpleMemDelay' variable in class:SimpleMemDelay
|
/gem5/src/mem/ruby/slicc_interface/ |
H A D | Controller.py | 47 type = 'RubyController' variable in class:RubyController
|
/gem5/src/systemc/tlm_bridge/ |
H A D | TlmBridge.py | 35 type = 'Gem5ToTlmBridgeBase' variable in class:Gem5ToTlmBridgeBase 47 type = 'TlmToGem5BridgeBase' variable in class:TlmToGem5BridgeBase 58 type = 'Gem5ToTlmBridge32' variable in class:Gem5ToTlmBridge32 66 type = 'Gem5ToTlmBridge64' variable in class:Gem5ToTlmBridge64 75 type = 'TlmToGem5Bridge32' variable in class:TlmToGem5Bridge32 83 type = 'TlmToGem5Bridge64' variable in class:TlmToGem5Bridge64
|
/gem5/src/dev/x86/ |
H A D | I8042.py | 36 type = 'I8042' variable in class:I8042
|
H A D | Pc.py | 50 type = 'Pc' variable in class:Pc
|
/gem5/ext/drampower/src/ |
H A D | Parameter.cc | 46 Parameter::Parameter(const string& id, const string& type, argument
|
/gem5/src/arch/x86/bios/ |
H A D | ACPI.py | 42 type = 'X86ACPISysDescTable' variable in class:X86ACPISysDescTable 57 type = 'X86ACPIRSDT' variable in class:X86ACPIRSDT 64 type = 'X86ACPIXSDT' variable in class:X86ACPIXSDT 72 type = 'X86ACPIRSDP' variable in class:X86ACPIRSDP
|
/gem5/src/mem/ruby/profiler/ |
H A D | AccessTraceForAddress.cc | 62 AccessTraceForAddress::update(RubyRequestType type, argument
|
/gem5/ext/systemc/src/sysc/tracing/ |
H A D | sc_vcd_trace.h | 173 traceT(const T& object, const std::string& name, vcd_enum type=VCD_WIRE) argument
|
H A D | sc_wif_trace.h | 168 void traceT(const T& object, const std::string& name, wif_enum type) argument
|
/gem5/ext/drampower/src/libdrampower/ |
H A D | LibDRAMPower.cc | 68 void libDRAMPower::doCommand(MemCommand::cmds type, int bank, int64_t timestamp) argument
|
/gem5/src/mem/ruby/structures/ |
H A D | PersistentTable.cc | 43 persistentRequestLock(Addr address, MachineID locker, AccessType type) argument
|
/gem5/src/arch/arm/ |
H A D | ArmPMU.py | 71 type = 'ArmPMU' variable in class:ArmPMU
|
H A D | ArmTLB.py | 48 type = 'ArmTableWalker' variable in class:ArmTableWalker 64 type = 'ArmTLB' variable in class:ArmTLB 82 type = 'ArmStage2MMU' variable in class:ArmStage2MMU
|
/gem5/src/mem/ruby/network/garnet2.0/ |
H A D | GarnetNetwork.py | 38 type = 'GarnetNetwork' variable in class:GarnetNetwork 53 type = 'GarnetNetworkInterface' variable in class:GarnetNetworkInterface 66 type = 'GarnetRouter' variable in class:GarnetRouter
|
/gem5/src/sim/power/ |
H A D | ThermalModel.py | 47 type = 'ThermalNode' variable in class:ThermalNode 52 type = 'ThermalResistor' variable in class:ThermalResistor 63 type = 'ThermalCapacitor' variable in class:ThermalCapacitor 74 type = 'ThermalReference' variable in class:ThermalReference 87 type = 'ThermalModel' variable in class:ThermalModel
|
/gem5/src/cpu/testers/garnet_synthetic_traffic/ |
H A D | GarnetSyntheticTraffic.py | 34 type = 'GarnetSyntheticTraffic' variable in class:GarnetSyntheticTraffic
|
/gem5/src/mem/ruby/common/ |
H A D | MachineID.hh | 44 MachineType type; member in struct:MachineID [all...] |