Searched defs:memory (Results 1 - 11 of 11) sorted by relevance

/gem5/src/systemc/tests/systemc/misc/stars/star106015/
H A Dmem.h38 struct memory : sc_module { struct in inherits:sc_module
47 memory (const char *NAME) function in struct:memory
/gem5/src/mem/ruby/slicc_interface/
H A DController.py72 memory = MasterPort("Port for attaching a memory controller") variable in class:RubyController
/gem5/ext/sst/tests/
H A Dtest6_arm_4c.py169 memory = sst.Component("memory", "memHierarchy.MemController") variable
/gem5/src/systemc/tests/systemc/misc/user_guide/chpt12.2/
H A Dram.h56 int memory[4000]; local
/gem5/src/mem/
H A Ddramsim2.hh69 DRAMSim2& memory; member in class:DRAMSim2::MemoryPort
H A Ddramsim2.cc359 : SlavePort(_name, &_memory), memory(_memory) function
[all...]
H A Dsimple_mem.hh88 SimpleMemory& memory; member in class:SimpleMemory::MemoryPort
H A Ddram_ctrl.hh109 DRAMCtrl& memory; member in class:DRAMCtrl::MemoryPort
288 DRAMCtrl& memory; member in class:DRAMCtrl::Rank
[all...]
/gem5/src/systemc/tests/systemc/misc/stars/star110069/
H A Dmem0.h60 int* memory; local
/gem5/src/mem/qos/
H A Dmem_sink.hh71 MemSinkCtrl& memory; member in class:QoS::MemSinkCtrl::MemoryPort
[all...]
/gem5/src/arch/arm/
H A Dsemihosting.cc574 const AddrRange memory = *memories.begin(); local

Completed in 18 milliseconds