Searched refs:uint8_t (Results 1 - 25 of 467) sorted by relevance

1234567891011>>

/gem5/src/arch/arm/insts/
H A Dcrypto.hh48 enum SHAOp : uint8_t
56 static const uint8_t aesSBOX[256];
59 static const uint8_t aesInvSBOX[256];
61 static const uint8_t aesSHIFT[16];
62 static const uint8_t aesINVSHIFT[16];
68 static const uint8_t aesFFLOG[256];
74 static const uint8_t aesFFEXP[256];
77 uint8_t aesFFMul(uint8_t a, uint8_t
[all...]
/gem5/src/base/vnc/
H A Dvncinput.hh85 virtual void mouseAt(uint16_t x, uint16_t y, uint8_t buttons) = 0;
103 uint8_t bpp;
104 uint8_t depth;
105 uint8_t bigendian;
106 uint8_t truecolor;
110 uint8_t redshift;
111 uint8_t greenshift;
112 uint8_t blueshift;
113 uint8_t padding[3];
117 uint8_t typ
[all...]
/gem5/src/dev/i2c/
H A Ddevice.hh57 uint8_t _addr;
74 virtual uint8_t read() = 0;
83 virtual void write(uint8_t msg) = 0;
92 uint8_t i2cAddr() const { return _addr; }
H A Dbus.hh78 uint8_t scl;
80 uint8_t sda;
99 uint8_t i2cAddr;
102 uint8_t message;
109 std::map<uint8_t, I2CDevice*> devices;
/gem5/src/dev/pci/
H A Dtypes.hh48 constexpr PciBusAddr(uint8_t _bus, uint8_t _dev, uint8_t _func)
55 uint8_t bus;
56 uint8_t dev;
57 uint8_t func;
65 enum class PciIntPin : uint8_t
H A Dpcireg.h57 uint8_t data[64];
64 uint8_t revision;
65 uint8_t progIF;
66 uint8_t subClassCode;
67 uint8_t classCode;
68 uint8_t cacheLineSize;
69 uint8_t latencyTimer;
70 uint8_t headerType;
71 uint8_t bist;
77 uint8_t capabilityPt
[all...]
/gem5/src/mem/qos/
H A Dpolicy_fixed_prio.hh72 void initMasterName(std::string master, uint8_t priority);
81 void initMasterObj(const SimObject* master, uint8_t priority);
90 virtual uint8_t schedule(const MasterID, const uint64_t) override;
94 const uint8_t defaultPriority;
100 std::map<MasterID, uint8_t> priorityMap;
H A Dpolicy_fixed_prio.cc62 FixedPriorityPolicy::initMasterName(std::string master, uint8_t priority)
65 this->pair<std::string, uint8_t>(master, priority));
69 FixedPriorityPolicy::initMasterObj(const SimObject* master, uint8_t priority)
72 this->pair<const SimObject*, uint8_t>(master, priority));
75 uint8_t
/gem5/src/arch/x86/bios/
H A Dsmbios.hh77 uint8_t type;
85 virtual uint8_t
97 SMBiosStructure(Params * p, uint8_t _type);
115 const static uint8_t Type = 0;
121 uint8_t vendor;
123 uint8_t version;
127 uint8_t releaseDate;
129 uint8_t romSize;
137 uint8_t majorVer;
139 uint8_t minorVe
[all...]
H A Dintelmp.hh77 uint8_t writeOutField(PortProxy& proxy, Addr addr, T val);
79 uint8_t writeOutString(PortProxy& proxy, Addr addr, std::string str,
94 uint8_t specRev;
95 uint8_t defaultConfig;
122 uint8_t type;
126 virtual Addr writeOut(PortProxy& proxy, Addr addr, uint8_t &checkSum);
128 BaseConfigEntry(Params * p, uint8_t _type);
136 uint8_t type;
137 uint8_t length;
141 virtual Addr writeOut(PortProxy& proxy, Addr addr, uint8_t
[all...]
/gem5/src/dev/serial/
H A Duart8250.hh47 const uint8_t IIR_NOPEND = 0x1;
50 const uint8_t IIR_MODEM = 0x00; /* Modem Status (lowest priority) */
51 const uint8_t IIR_TXID = 0x02; /* Tx Data */
52 const uint8_t IIR_RXID = 0x04; /* Rx Data */
53 const uint8_t IIR_LINE = 0x06; /* Rx Line Status (highest priority)*/
55 const uint8_t UART_IER_RDI = 0x01;
56 const uint8_t UART_IER_THRI = 0x02;
57 const uint8_t UART_IER_RLSI = 0x04;
60 const uint8_t UART_LSR_TEMT = 0x40;
61 const uint8_t UART_LSR_THR
[all...]
H A Dserial.hh125 virtual void writeData(uint8_t c) = 0;
133 virtual uint8_t readData() = 0;
154 void writeData(uint8_t c) override {};
155 uint8_t readData() override;
/gem5/src/dev/alpha/
H A Dtsunami_io.hh72 uint8_t mask1;
75 uint8_t mask2;
78 uint8_t mode1;
81 uint8_t mode2;
84 uint8_t picr; //Raw PIC interrput register
97 uint8_t rtcAddr;
133 void postPIC(uint8_t bitvector);
139 void clearPIC(uint8_t bitvector);
/gem5/src/dev/ps2/
H A Ddevice.hh84 uint8_t hostRead();
91 void hostWrite(uint8_t c);
107 virtual bool recv(const std::vector<uint8_t> &data) = 0;
115 void send(const uint8_t *data, size_t size);
116 void send(const std::vector<uint8_t> &data) {
125 void send(uint8_t data) { send(&data, 1); }
140 std::deque<uint8_t> outBuffer;
143 std::vector<uint8_t> inBuffer;
H A Dtouchkit.hh69 bool recv(const std::vector<uint8_t> &data) override;
72 void mouseAt(uint16_t x, uint16_t y, uint8_t buttons) override;
75 bool recvTouchKit(const std::vector<uint8_t> &data);
76 void sendTouchKit(const uint8_t *data, size_t size);
77 void sendTouchKit(uint8_t data) { sendTouchKit(&data, 1); }
/gem5/src/mem/cache/compressors/
H A Dcpack.hh84 const std::array<uint8_t, 4>& bytes,
85 const std::array<uint8_t, 4>& dict_bytes, const int match_location)
109 const std::array<uint8_t, 4>& bytes,
110 const std::array<uint8_t, 4>& dict_bytes, const int match_location)
127 std::vector<std::array<uint8_t, 4>> dictionary;
243 const uint8_t code;
248 const uint8_t length;
253 const uint8_t numUnmatchedBytes;
270 uint8_t getCode() const { return code; }
329 uint8_t getMatchLocatio
[all...]
/gem5/src/dev/
H A Dmc146818.hh98 uint8_t clock_data[10];
101 uint8_t sec;
102 uint8_t sec_alrm;
103 uint8_t min;
104 uint8_t min_alrm;
105 uint8_t hour;
106 uint8_t hour_alrm;
107 uint8_t wday;
108 uint8_t mday;
109 uint8_t mo
[all...]
/gem5/src/dev/mips/
H A Dmalta_io.hh71 uint8_t mask1;
74 uint8_t mask2;
77 uint8_t mode1;
80 uint8_t mode2;
83 uint8_t picr; //Raw PIC interrput register
128 void postIntr(uint8_t interrupt);
131 void clearIntr(uint8_t interrupt);
/gem5/src/arch/x86/insts/
H A Dmicromediaop.hh49 const uint8_t srcSize;
50 const uint8_t destSize;
51 const uint8_t ext;
58 uint8_t _srcSize, uint8_t _destSize, uint8_t _ext,
100 uint8_t _srcSize, uint8_t _destSize, uint8_t _ext,
115 uint8_t imm
[all...]
H A Dmicroldstop.hh58 const uint8_t scale;
62 const uint8_t segment;
63 const uint8_t dataSize;
64 const uint8_t addressSize;
72 uint8_t _scale, InstRegIndex _index, InstRegIndex _base,
74 uint8_t _dataSize, uint8_t _addressSize,
103 uint8_t _scale, InstRegIndex _index, InstRegIndex _base,
106 uint8_t _dataSize, uint8_t _addressSiz
[all...]
/gem5/src/mem/ruby/common/
H A DDataBlock.hh58 void assign(uint8_t *data);
61 uint8_t getByte(int whichByte) const;
62 const uint8_t *getData(int offset, int len) const;
63 uint8_t *getDataMod(int offset);
64 void setByte(int whichByte, uint8_t data);
65 void setData(const uint8_t *data, int offset, int len);
74 uint8_t *m_data;
79 DataBlock::assign(uint8_t *data)
89 inline uint8_t
96 DataBlock::setByte(int whichByte, uint8_t dat
[all...]
/gem5/src/dev/storage/
H A Dide_atareg.h97 uint8_t atap_serial[20]; /* 10-19: serial number */
100 uint8_t atap_revision[8]; /* 23-26: firmware revision */
101 uint8_t atap_model[40]; /* 27-46: model number */
104 uint8_t atap_vendor; /* 49: vendor */
105 uint8_t atap_capabilities1; /* 49: capability flags */
117 uint8_t __junk2;
118 uint8_t atap_oldpiotiming; /* 51: old PIO timing mode */
119 uint8_t __junk3;
120 uint8_t atap_olddmatiming; /* 52: old DMA timing mode (ATA) */
122 uint8_t atap_oldpiotimin
[all...]
/gem5/src/base/
H A Dinet.hh84 EthAddr(const uint8_t ea[ETH_ADDR_LEN]);
92 const uint8_t *bytes() const { return &data[0]; }
93 uint8_t *bytes() { return &data[0]; }
95 const uint8_t *addr() const { return &data[0]; }
136 return ntohs(*((uint16_t*)(((uint8_t *)this) + 16)));
140 return ntohs(*((uint16_t*)(((uint8_t *)this) + 14)));
155 const uint8_t *bytes() const { return (const uint8_t *)this; }
156 const uint8_t *payload() const { return bytes() + size(); }
157 uint8_t *byte
[all...]
H A Dpixel.hh61 Pixel(uint8_t _red, uint8_t _green, uint8_t _blue)
64 uint8_t red;
65 uint8_t green;
66 uint8_t blue;
67 uint8_t padding;
106 uint8_t toPixel(uint32_t word) const {
114 uint32_t fromPixel(uint8_t ch) const {
115 return (static_cast<uint8_t>(roun
[all...]
/gem5/src/dev/x86/
H A Di82094aa.hh70 uint8_t regSel;
71 uint8_t initialApicId;
72 uint8_t id;
73 uint8_t arbId;
77 static const uint8_t TableSize = 24;
80 static const uint8_t APICVersion = 0x14;
103 void writeReg(uint8_t offset, uint32_t value);
104 uint32_t readReg(uint8_t offset);

Completed in 31 milliseconds

1234567891011>>