/gem5/src/arch/alpha/ |
H A D | decoder.hh | 97 /// @param mach_inst The binary instruction to decode. 100 decode(ExtMachInst mach_inst, Addr addr) function in class:AlphaISA::Decoder 102 return defaultCache.decode(this, mach_inst, addr); 106 decode(AlphaISA::PCState &nextPC) function in class:AlphaISA::Decoder 111 return decode(ext_inst, nextPC.instAddr());
|
/gem5/src/arch/power/ |
H A D | decoder.hh | 104 /// @param mach_inst The binary instruction to decode. 107 decode(ExtMachInst mach_inst, Addr addr) function in class:PowerISA::Decoder 109 return defaultCache.decode(this, mach_inst, addr); 113 decode(PowerISA::PCState &nextPC) function in class:PowerISA::Decoder 118 return decode(emi, nextPC.instAddr());
|
/gem5/src/arch/mips/ |
H A D | decoder.hh | 97 /// @param mach_inst The binary instruction to decode. 100 decode(ExtMachInst mach_inst, Addr addr) function in class:MipsISA::Decoder 102 return defaultCache.decode(this, mach_inst, addr); 106 decode(MipsISA::PCState &nextPC) function in class:MipsISA::Decoder 111 return decode(emi, nextPC.instAddr());
|
/gem5/src/arch/sparc/ |
H A D | decoder.hh | 111 /// @param mach_inst The binary instruction to decode. 114 decode(ExtMachInst mach_inst, Addr addr) function in class:SparcISA::Decoder 116 return defaultCache.decode(this, mach_inst, addr); 120 decode(SparcISA::PCState &nextPC) function in class:SparcISA::Decoder 125 return decode(emi, nextPC.instAddr());
|
/gem5/src/arch/hsail/ |
H A D | gpu_decoder.hh | 56 GPUStaticInst* decode(MachInst machInst); 59 decode(RawMachInst inst) function in class:HsailISA::Decoder
|
/gem5/src/arch/arm/ |
H A D | decoder.hh | 87 * Pre-decode an instruction from the current state of the 116 * CPU models call this method to determine if decode() will 119 * decode a full instruction. 129 * decode(ArmISA::PCState). 162 StaticInstPtr decode(ArmISA::PCState &pc); 173 StaticInstPtr decode(ExtMachInst mach_inst, Addr addr) function in class:ArmISA::Decoder 175 return defaultCache.decode(this, mach_inst, addr); 187 * @param mach_inst The binary instruction to decode.
|
H A D | decoder.cc | 174 Decoder::decode(ArmISA::PCState &pc) function in class:ArmISA::Decoder 194 return decode(this_emi, pc.instAddr());
|
/gem5/src/arch/generic/ |
H A D | decode_cache.hh | 55 /// @param mach_inst The binary instruction to decode. 57 StaticInstPtr decode(TheISA::Decoder * const decoder,
|
H A D | decode_cache.cc | 42 BasicDecodeCache::decode(TheISA::Decoder *decoder, function in class:GenericISA::BasicDecodeCache
|
/gem5/src/arch/riscv/ |
H A D | decoder.hh | 80 /// @param mach_inst The binary instruction to decode. 82 StaticInstPtr decode(ExtMachInst mach_inst, Addr addr); 84 StaticInstPtr decode(RiscvISA::PCState &nextPC);
|
H A D | decoder.cc | 82 Decoder::decode(ExtMachInst mach_inst, Addr addr) function in class:RiscvISA::Decoder 96 Decoder::decode(RiscvISA::PCState &nextPC) function in class:RiscvISA::Decoder 108 return decode(emi, nextPC.instAddr());
|
/gem5/src/cpu/minor/ |
H A D | pipeline.cc | 44 #include "cpu/minor/decode.hh" 72 decode(cpu.name() + ".decode", cpu, params, 76 decode.inputBuffer), 124 decode.minorTrace(); 138 decode.evaluate(); 237 bool decode_drained = decode.isDrained();
|
H A D | pipeline.hh | 52 #include "cpu/minor/decode.hh" 86 Decode decode; member in class:Minor::Pipeline
|
/gem5/src/systemc/tests/include/ |
H A D | SimpleBusLT.h | 79 unsigned int decode(const sc_dt::uint64& address) function in class:SimpleBusLT 81 // decode address: 100 unsigned int portId = decode(trans.get_address()); 111 unsigned int portId = decode(trans.get_address()); 145 unsigned int portId = decode(address);
|
H A D | SimpleBusAT.h | 87 unsigned int decode(const sc_dt::uint64& address) function in class:SimpleBusAT 89 // decode address: 106 unsigned int portId = decode(trans->get_address()); 266 unsigned int portId = decode(trans.get_address()); 301 unsigned int portId = decode(address);
|
/gem5/ext/pybind11/tests/ |
H A D | test_pytypes.py | 73 assert m.str_from_string().encode().decode() == "baz" 74 assert m.str_from_bytes().encode().decode() == "boo" 94 assert m.bytes_from_string().decode() == "foo" 95 assert m.bytes_from_str().decode() == "bar"
|
/gem5/src/systemc/tests/tlm/multi_sockets/ |
H A D | simpleAddressMap.h | 85 unsigned int decode(sc_dt::uint64 address_) function in class:SimpleAddressMap
|
H A D | MultiSocketSimpleSwitchAT.h | 122 unsigned int decode(const sc_dt::uint64& address) function in class:MultiSocketSimpleSwitchAT 124 return m_addrMap.decode(address); 209 connInfo->fwID=decode(trans.get_address());
|
/gem5/src/cpu/o3/ |
H A D | cpu.cc | 107 decode(this, params), 170 decode.setActiveThreads(&activeThreads); 177 decode.setTimeBuffer(&timeBuffer); 184 decode.setFetchQueue(&fetchQueue); 186 decode.setDecodeQueue(&decodeQueue); 462 this->decode.regStats(); 545 decode.tick(); 625 decode.startupStage(); 841 decode.clearStates(tid); 1038 decode [all...] |
H A D | decode.hh | 55 * decode. Its width is specified by the parameters; each cycles it 56 * tries to decode that many instructions. Because instructions are 75 /** Overall decode stage status. Used to determine if the CPU can 111 /** Returns the name of decode. */ 138 /** Ticks decode, processing all input signals and decoding as many 143 /** Determines what to do based on decode's current status. 144 * @param status_change decode() sets this variable if there was a status 146 * @param tid Thread id to decode instructions from. 148 void decode(bool &status_change, ThreadID tid); 159 * once decode unblock [all...] |
H A D | fetch_impl.hh | 342 stalls[tid].decode = false; 372 stalls[tid].decode = false; 436 stalls[i].decode = false; 718 // Don't send an instruction to decode if we can't handle it. 817 DPRINTF(Fetch, "[tid:%i] Squashing from decode.\n", tid); 822 // fetch and decode. 951 // Send instructions enqueued into the fetch queue to decode. 952 // Limit rate by fetchWidth. Stall if decode is stalled. 957 if (!stalls[tid].decode) { 968 if (!stalls[tid].decode [all...] |
/gem5/src/systemc/tests/systemc/misc/sim_tests/cycle_dw8051_demo/ |
H A D | cycle_model.h | 153 void decode(int opcode, instr* i);
|
/gem5/util/minorview/ |
H A D | model.py | 262 """Generate a decode function that checks for special character 265 def decode(symbol): function in function:special_view_decoder 270 return decode 280 def decode(pairs): function in function:TwoDColours.decoder 289 return decode 299 def decode(pairs): function in function:TwoDColours.indexed_decoder 327 return decode 350 def decode(pairs): function in function:FrameColours.decoder 359 return decode 818 # Try to decode th [all...] |
/gem5/src/arch/x86/ |
H A D | decoder.hh | 346 /// @param mach_inst The binary instruction to decode. 348 StaticInstPtr decode(ExtMachInst mach_inst, Addr addr); 349 StaticInstPtr decode(X86ISA::PCState &nextPC);
|
H A D | decoder.cc | 682 Decoder::decode(ExtMachInst mach_inst, Addr addr) function in class:X86ISA::Decoder 694 Decoder::decode(PCState &nextPC) function in class:X86ISA::Decoder 733 si = decode(emi, origPC);
|