Searched refs:StaticInst (Results 1 - 25 of 33) sorted by relevance

12

/gem5/src/cpu/
H A D	static_inst_fwd.hh	36 class StaticInst; 37 typedef RefCountingPtr<StaticInst> StaticInstPtr;
H A D	static_inst.cc	42 class NopStaticInst : public StaticInst 45 NopStaticInst() : StaticInst("gem5 nop", nopMachInst, No_OpClass) 71 StaticInstPtr StaticInst::nullStaticInstPtr; 72 StaticInstPtr StaticInst::nopStaticInstPtr = new NopStaticInst; 76 StaticInst::~StaticInst() 83 StaticInst::hasBranchTarget(const TheISA::PCState &pc, ThreadContext *tc, 100 StaticInst::fetchMicroop(MicroPC upc) const 102 panic("StaticInst::fetchMicroop() called on instruction " 107 StaticInst [all...]
H A D	exec_context.hh	68 * StaticInst is provided instead of a ref-counted StaticInstPtr to 89 virtual RegVal readIntRegOperand(const StaticInst *si, int idx) = 0; 92 virtual void setIntRegOperand(const StaticInst *si, 105 virtual RegVal readFloatRegOperandBits(const StaticInst *si, int idx) = 0; 109 virtual void setFloatRegOperandBits(const StaticInst *si, 118 readVecRegOperand(const StaticInst *si, int idx) const = 0; 122 getWritableVecRegOperand(const StaticInst *si, int idx) = 0; 126 setVecRegOperand(const StaticInst *si, int idx, 134 readVec8BitLaneOperand(const StaticInst *si, int idx) const = 0; 138 readVec16BitLaneOperand(const StaticInst *s [all...]
H A D	static_inst.hh	83 class StaticInst : public RefCounted, public StaticInstFlags class in inherits:RefCounted,StaticInstFlags 152 /// instruction property flags. See StaticInst::Flags for descriptions 263 StaticInst(const char *_mnemonic, ExtMachInst _machInst, OpClass __opClass) function in class:StaticInst 271 virtual ~StaticInst();
H A D	base_dyn_inst.hh	153 /** The StaticInst used by this BaseDynInst. */ 424 /** BaseDynInst constructor given a StaticInst pointer. 425 * @param _staticInst The StaticInst for this BaseDynInst. 505 // Instruction types. Forward checks to StaticInst object. 671 void setIntRegOperand(const StaticInst *si, int idx, RegVal val) 677 void setCCRegOperand(const StaticInst *si, int idx, RegVal val) 683 void setVecRegOperand(const StaticInst *si, int idx, 691 setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) 697 void setVecElemOperand(const StaticInst *si, int idx, const VecElem val) 703 void setVecPredRegOperand(const StaticInst *s [all...]
/gem5/src/arch/x86/insts/
H A D	badmicroop.cc	61 StaticInst::IsMicroop | StaticInst::IsLastMicroop,
H A D	static_inst.hh	81 class X86StaticInst : public StaticInst 87 : StaticInst(mnem, _machInst, __opClass)
/gem5/src/sim/
H A D	faults.hh	49 StaticInst::nullStaticInstPtr); 65 StaticInst::nullStaticInstPtr); 74 StaticInst::nullStaticInstPtr); 90 StaticInst::nullStaticInstPtr); 101 StaticInst::nullStaticInstPtr); 113 StaticInst::nullStaticInstPtr);
/gem5/src/cpu/o3/
H A D	dyn_inst.hh	174 readMiscRegOperand(const StaticInst *si, int idx) override 185 setMiscRegOperand(const StaticInst *si, int idx, RegVal val) override 264 // raw pointer to the StaticInst is provided instead of a 271 readIntRegOperand(const StaticInst *si, int idx) override 277 readFloatRegOperandBits(const StaticInst *si, int idx) override 283 readVecRegOperand(const StaticInst *si, int idx) const override 292 getWritableVecRegOperand(const StaticInst *si, int idx) override 301 readVec8BitLaneOperand(const StaticInst *si, int idx) const override 308 readVec16BitLaneOperand(const StaticInst *si, int idx) const override 315 readVec32BitLaneOperand(const StaticInst *s [all...]
/gem5/src/cpu/simple/
H A D	exec_context.hh	178 readIntRegOperand(const StaticInst *si, int idx) override 188 setIntRegOperand(const StaticInst *si, int idx, RegVal val) override 199 readFloatRegOperandBits(const StaticInst *si, int idx) override 210 setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) override 220 readVecRegOperand(const StaticInst *si, int idx) const override 230 getWritableVecRegOperand(const StaticInst *si, int idx) override 240 setVecRegOperand(const StaticInst *si, int idx, 254 readVecLaneOperand(const StaticInst *si, int idx) const 263 readVec8BitLaneOperand(const StaticInst *si, int idx) const 269 readVec16BitLaneOperand(const StaticInst *s [all...]
/gem5/src/cpu/minor/
H A D	exec_context.hh	144 readIntRegOperand(const StaticInst *si, int idx) override 152 readFloatRegOperandBits(const StaticInst *si, int idx) override 160 readVecRegOperand(const StaticInst *si, int idx) const override 168 getWritableVecRegOperand(const StaticInst *si, int idx) override 176 readVecElemOperand(const StaticInst *si, int idx) const override 184 readVecPredRegOperand(const StaticInst *si, int idx) const override 192 getWritableVecPredRegOperand(const StaticInst *si, int idx) override 200 setIntRegOperand(const StaticInst *si, int idx, RegVal val) override 208 setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) override 216 setVecRegOperand(const StaticInst *s [all...]
/gem5/src/arch/power/insts/
H A D	static_inst.hh	40 class PowerStaticInst : public StaticInst 46 : StaticInst(mnem, _machInst, __opClass)
H A D	branch.hh	92 using StaticInst::branchTarget; 122 using StaticInst::branchTarget; 201 using StaticInst::branchTarget; 231 using StaticInst::branchTarget; 253 using StaticInst::branchTarget;
/gem5/src/arch/riscv/insts/
H A D	static_inst.hh	49 class RiscvStaticInst : public StaticInst 52 using StaticInst::StaticInst;
/gem5/src/cpu/checker/
H A D	cpu.hh	185 // raw pointer to the StaticInst is provided instead of a 192 readIntRegOperand(const StaticInst *si, int idx) override 200 readFloatRegOperandBits(const StaticInst *si, int idx) override 211 readVecRegOperand(const StaticInst *si, int idx) const override 222 getWritableVecRegOperand(const StaticInst *si, int idx) override 233 readVec8BitLaneOperand(const StaticInst *si, int idx) const override 242 readVec16BitLaneOperand(const StaticInst *si, int idx) const override 251 readVec32BitLaneOperand(const StaticInst *si, int idx) const override 260 readVec64BitLaneOperand(const StaticInst *si, int idx) const override 270 setVecLaneOperandT(const StaticInst *s [all...]
/gem5/src/arch/sparc/insts/
H A D	static_inst.hh	88 class SparcStaticInst : public StaticInst 91 using StaticInst::StaticInst;
/gem5/src/arch/x86/
H A D	faults.hh	89 StaticInst::nullStaticInstPtr); 124 StaticInst::nullStaticInstPtr); 137 StaticInst::nullStaticInstPtr); 159 StaticInst::nullStaticInstPtr) 253 StaticInst::nullStaticInstPtr); 336 StaticInst::nullStaticInstPtr); 405 StaticInst::nullStaticInstPtr); 416 StaticInst::nullStaticInstPtr); 158 invoke(ThreadContext * tc, const StaticInstPtr &inst = StaticInst::nullStaticInstPtr) argument
/gem5/src/arch/mips/
H A D	faults.hh	106 StaticInst::nullStaticInstPtr); 138 StaticInst::nullStaticInstPtr); 146 StaticInst::nullStaticInstPtr); 153 StaticInst::nullStaticInstPtr); 166 StaticInst::nullStaticInstPtr) 201 StaticInst::nullStaticInstPtr) 254 StaticInst::nullStaticInstPtr) 165 invoke(ThreadContext * tc, const StaticInstPtr &inst = StaticInst::nullStaticInstPtr) argument 200 invoke(ThreadContext * tc, const StaticInstPtr &inst = StaticInst::nullStaticInstPtr) argument 253 invoke(ThreadContext * tc, const StaticInstPtr &inst = StaticInst::nullStaticInstPtr) argument
/gem5/src/arch/arm/insts/
H A D	branch64.hh	62 using StaticInst::branchTarget; 142 using StaticInst::branchTarget; 168 using StaticInst::branchTarget;
H A D	macromem.cc	132 (*uop)->setFlag(StaticInst::IsControl); 133 (*uop)->setFlag(StaticInst::IsIndirectControl); 136 (*uop)->setFlag(StaticInst::IsCondControl); 138 (*uop)->setFlag(StaticInst::IsUncondControl); 171 (*uop)->setFlag(StaticInst::IsControl); 172 (*uop)->setFlag(StaticInst::IsIndirectControl); 175 (*uop)->setFlag(StaticInst::IsCondControl); 177 (*uop)->setFlag(StaticInst::IsUncondControl); 206 (*uop)->setFlag(StaticInst::IsControl); 207 (*uop)->setFlag(StaticInst [all...]
/gem5/src/arch/alpha/
H A D	faults.hh	53 StaticInst::nullStaticInstPtr); 113 StaticInst::nullStaticInstPtr); 147 StaticInst::nullStaticInstPtr); 165 StaticInst::nullStaticInstPtr); 243 StaticInst::nullStaticInstPtr); 259 StaticInst::nullStaticInstPtr);
/gem5/src/arch/sparc/
H A D	faults.hh	75 StaticInst::nullStaticInstPtr); 103 StaticInst::nullStaticInstPtr); 217 StaticInst::nullStaticInstPtr); 230 StaticInst::nullStaticInstPtr); 249 StaticInst::nullStaticInstPtr); 266 StaticInst::nullStaticInstPtr); 283 StaticInst::nullStaticInstPtr);
/gem5/src/arch/generic/
H A D	debugfaults.hh	78 StaticInst::nullStaticInstPtr) override 110 StaticInst::nullStaticInstPtr) override
/gem5/src/arch/arm/
H A D	faults.hh	214 StaticInst::nullStaticInstPtr) override; 216 StaticInst::nullStaticInstPtr); 284 StaticInst::nullStaticInstPtr) override; 312 StaticInst::nullStaticInstPtr) override; 330 StaticInst::nullStaticInstPtr) override; 344 StaticInst::nullStaticInstPtr) override; 444 StaticInst::nullStaticInstPtr) override; 559 StaticInst::nullStaticInstPtr) override; 576 StaticInst::nullStaticInstPtr) override; 597 StaticInst [all...]
/gem5/src/arch/riscv/
H A D	faults.hh	125 StaticInst::nullStaticInstPtr) override;

Completed in 50 milliseconds

12

Indexes created Thu Sep 26 06:36:22 EDT 2019