Searched refs:CCRegClass (Results 1 - 17 of 17) sorted by relevance
/gem5/src/arch/x86/ |
H A D | isa.hh | 81 case CCRegClass: 82 return RegId(CCRegClass, flattenCCIndex(regId.index()));
|
/gem5/src/arch/sparc/ |
H A D | isa.hh | 200 case CCRegClass: 201 return RegId(CCRegClass, flattenCCIndex(regId.index()));
|
/gem5/src/cpu/o3/ |
H A D | free_list.hh | 287 case CCRegClass: 320 case CCRegClass:
|
H A D | rename_map.hh | 244 case CCRegClass: 288 case CCRegClass: 335 case CCRegClass:
|
H A D | regfile.cc | 124 ccRegIds.emplace_back(CCRegClass, phys_reg, flat_reg_idx++); 213 case CCRegClass:
|
H A D | thread_context.hh | 307 return readCCRegFlat(flattenRegId(RegId(CCRegClass, 347 setCCRegFlat(flattenRegId(RegId(CCRegClass, reg_idx)).index(), val);
|
H A D | cpu.cc | 292 renameMap[tid].setEntry(RegId(CCRegClass, ridx), phys_reg); 293 commitRenameMap[tid].setEntry(RegId(CCRegClass, ridx), phys_reg); 801 for (RegId reg_id(CCRegClass, 0); reg_id.index() < TheISA::NumCCRegs; 1392 RegId(CCRegClass, reg_idx)); 1455 RegId(CCRegClass, reg_idx));
|
H A D | dyn_inst.hh | 238 case CCRegClass:
|
H A D | rename_impl.hh | 1093 case CCRegClass:
|
/gem5/src/cpu/ |
H A D | reg_class.hh | 64 CCRegClass, ///< Condition-code register enumerator in enum:RegClass 164 bool isCCReg() const { return regClass == CCRegClass; } 192 case CCRegClass:
|
/gem5/src/arch/x86/insts/ |
H A D | static_inst.hh | 70 return CCRegClass;
|
/gem5/src/arch/arm/tracers/ |
H A D | tarmac_record.hh | 223 [] (RegPtr& reg) ->bool { return (reg->regClass == CCRegClass); }
|
H A D | tarmac_record.cc | 169 case CCRegClass:
|
/gem5/src/cpu/minor/ |
H A D | dyn_inst.cc | 174 case CCRegClass:
|
H A D | scoreboard.cc | 85 case CCRegClass:
|
/gem5/src/cpu/checker/ |
H A D | cpu_impl.hh | 623 case CCRegClass: 657 case CCRegClass:
|
/gem5/src/arch/arm/ |
H A D | isa.hh | 464 case CCRegClass: 465 return RegId(CCRegClass, flattenCCIndex(regId.index()));
|
Completed in 21 milliseconds