Searched defs:latency (Results 26 - 43 of 43) sorted by relevance

12

/gem5/src/mem/
H A Dsimple_mem.cc86 Tick latency = recvAtomic(pkt); local
H A Dcomm_monitor.cc422 Tick latency = 0; local
313 updateRespStats( const ProbePoints::PacketInfo& pkt_info, Tick latency, bool is_atomic) argument
[all...]
H A Dcoherent_xbar.cc484 Tick latency = pkt->headerDelay; local
668 Tick latency = pkt->headerDelay; local
942 Tick latency = p->sendAtomicSnoop(pkt); local
[all...]
/gem5/ext/mcpat/
H A Darray.cc104 double latency = l_ip.latency; local
H A Dcachearray.cc95 double latency = l_ip.latency; local
H A Dinterconnect.h80 double latency, throughput; member in class:Interconnect
H A Dcacheunit.h53 double latency; member in class:CacheParameters
/gem5/src/gpu-compute/
H A Dgpu_dyn_inst.hh262 WaitClass latency; member in class:GPUDynInst
H A Dgpu_tlb.cc701 translate(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, bool &delayedResponse, bool timing, int &latency) argument
904 translateAtomic(const RequestPtr &req, ThreadContext *tc, Mode mode, int &latency) argument
914 translateTiming(const RequestPtr &req, ThreadContext *tc, Translation *translation, Mode mode, int &latency) argument
[all...]
/gem5/src/mem/ruby/slicc_interface/
H A DAbstractController.cc240 queueMemoryRead(const MachineID &id, Addr addr, Cycles latency) argument
264 queueMemoryWrite(const MachineID &id, Addr addr, Cycles latency, const DataBlock &block) argument
289 queueMemoryWritePartial(const MachineID &id, Addr addr, Cycles latency, const DataBlock &block, int size) argument
/gem5/src/dev/x86/
H A Di8042.hh99 Tick latency; member in class:X86ISA::I8042
/gem5/src/mem/ruby/network/garnet2.0/
H A DGarnetNetwork.hh114 increment_packet_network_latency(Cycles latency, int vnet) argument
120 increment_packet_queueing_latency(Cycles latency, int vnet) argument
129 increment_flit_network_latency(Cycles latency, int vnet) argument
135 increment_flit_queueing_latency(Cycles latency, int vnet) argument
/gem5/src/cpu/o3/
H A Dcommit_impl.hh536 Cycles latency = dynamic_pointer_cast<SyscallRetryFault>(inst_fault) ? local
/gem5/src/mem/cache/
H A Dcache.cc573 Cycles latency = ticksToCycles(memSidePort.sendAtomic(pkt)); local
604 Cycles latency = ticksToCycles(memSidePort.sendAtomic(bus_pkt)); local
[all...]
/gem5/src/mem/ruby/system/
H A DSequencer.cc649 Tick latency = cyclesToTicks( local
H A DGPUCoalescer.cc951 Tick latency = cyclesToTicks( local
/gem5/ext/mcpat/cacti/
H A Dcacti_interface.h208 double latency; member in class:InputParameter
/gem5/src/mem/cache/prefetch/
H A DPrefetcher.py122 latency = Param.Int(1, "Latency for generated prefetches") variable in class:QueuedPrefetcher

Completed in 49 milliseconds

12