| /gem5/src/mem/cache/ |
| H A D | queue_entry.hh | 101 Target(PacketPtr _pkt, Tick ready_time, Counter _order) argument
|
| H A D | mshr.hh | 158 Target(PacketPtr _pkt, Tick _readyTime, Counter _order, argument
|
| /gem5/src/cpu/simple/ |
| H A D | timing.cc | 73 TimingSimpleCPU::TimingCPUPort::TickEvent::schedule(PacketPtr _pkt, Tick t) argument
|
| /gem5/src/mem/ |
| H A D | bridge.hh | 90 DeferredPacket(PacketPtr _pkt, Tick _tick) : tick(_tick), pkt(_pkt) argument
|
| H A D | simple_mem.hh | 81 DeferredPacket(PacketPtr _pkt, Tick _tick) : tick(_tick), pkt(_pkt) argument
|
| H A D | serial_link.hh | 86 DeferredPacket(PacketPtr _pkt, Tick _tick) : tick(_tick), pkt(_pkt) argument
|
| H A D | dram_ctrl.hh | 734 DRAMPacket(PacketPtr _pkt, bool is_read, uint8_t _rank, uint8_t _bank, argument
|
| /gem5/src/mem/ruby/slicc_interface/ |
| H A D | RubyRequest.hh | 65 RubyRequest(Tick curTime, uint64_t _paddr, uint8_t* _data, int _len, uint64_t _pc, RubyRequestType _type, RubyAccessMode _access_mode, PacketPtr _pkt, PrefetchBit _pb = PrefetchBit_No, ContextID _proc_id = 100, ContextID _core_id = 99, HSAScope _scope = HSAScope_UNSPECIFIED, HSASegment _segment = HSASegment_GLOBAL) argument
87 RubyRequest(Tick curTime, uint64_t _paddr, uint8_t* _data, int _len, uint64_t _pc, RubyRequestType _type, RubyAccessMode _access_mode, PacketPtr _pkt, PrefetchBit _pb, unsigned _proc_id, unsigned _core_id, int _wm_size, std::vector<bool> & _wm_mask, DataBlock & _Data, HSAScope _scope = HSAScope_UNSPECIFIED, HSASegment _segment = HSASegment_GLOBAL) argument
114 RubyRequest(Tick curTime, uint64_t _paddr, uint8_t* _data, int _len, uint64_t _pc, RubyRequestType _type, RubyAccessMode _access_mode, PacketPtr _pkt, PrefetchBit _pb, unsigned _proc_id, unsigned _core_id, int _wm_size, std::vector<bool> & _wm_mask, DataBlock & _Data, std::vector< std::pair<int,AtomicOpFunctor*> > _atomicOps, HSAScope _scope = HSAScope_UNSPECIFIED, HSASegment _segment = HSASegment_GLOBAL) argument
|
| /gem5/src/cpu/o3/ |
| H A D | lsq_unit_impl.hh | 64 WritebackEvent(const DynInstPtr &_inst, PacketPtr _pkt, LSQUnit *lsq_ptr) argument
|
| /gem5/src/mem/ruby/system/ |
| H A D | GPUCoalescer.hh | 70 GPUCoalescerRequest(PacketPtr _pkt, RubyRequestType _m_type, argument
|
| H A D | Sequencer.hh | 49 SequencerRequest(PacketPtr _pkt, RubyRequestType _m_type, argument
|
| /gem5/src/gpu-compute/ |
| H A D | gpu_tlb.cc | 1113 TLBEvent(GpuTLB* _tlb, Addr _addr, tlbOutcome tlb_outcome, PacketPtr _pkt) argument
|