| /gem5/src/mem/ruby/system/ |
| H A D | RubyPort.cc | 123 RubyPort::PioMasterPort::PioMasterPort(const std::string &_name, argument
131 RubyPort::PioSlavePort::PioSlavePort(const std::string &_name, argument
138 RubyPort::MemMasterPort::MemMasterPort(const std::string &_name, argument
146 RubyPort::MemSlavePort::MemSlavePort(const std::string &_name, RubyPor argument
[all...] |
| /gem5/src/gpu-compute/ |
| H A D | tlb_coalescer.hh | 158 CpuSidePort(const std::string &_name, TLBCoalescer *tlb_coalescer, argument
185 MemSidePort(const std::string &_name, TLBCoalescer *tlb_coalescer, argument
|
| H A D | hsail_code.hh | 179 checkName(std::string &_name) argument
189 define(std::string &_name, int _value) argument
231 StorageElement(const char *_name, uint64_t _offset, int _size, argument
|
| H A D | gpu_tlb.hh | 262 CpuSidePort(const std::string &_name, GpuTLB * gpu_TLB, argument
289 MemSidePort(const std::string &_name, GpuTLB * gpu_TLB, argument
|
| H A D | compute_unit.hh | 425 DataPort(const std::string &_name, ComputeUnit *_cu, PortID _index) argument
475 SQCPort(const std::string &_name, ComputeUnit *_cu, PortID _index) argument
515 DTLBPort(const std::string &_name, ComputeUnit *_cu, PortID _index) argument
563 ITLBPort(const std::string &_name, ComputeUnit *_cu) argument
605 LDSPort(const std::string &_name, ComputeUnit *_cu, PortID _id) argument
[all...] |
| /gem5/src/cpu/simple/ |
| H A D | timing.hh | 164 TimingCPUPort(const std::string& _name, TimingSimpleCPU* _cpu) argument
|
| /gem5/src/systemc/tests/systemc/1666-2011-compliance/async_reset_port/ |
| H A D | async_reset_port.cpp | 52 M(sc_module_name _name) argument
194 Top(sc_module_name _name) argument
|
| /gem5/src/systemc/tests/systemc/1666-2011-compliance/sync_reset/ |
| H A D | sync_reset.cpp | 43 M2(sc_module_name _name) argument
|
| /gem5/src/mem/ |
| H A D | comm_monitor.hh | 130 MonitorMasterPort(const std::string& _name, CommMonitor& _mon) argument
196 MonitorSlavePort(const std::string& _name, CommMonitor& _mon) argument
|
| /gem5/ext/mcpat/ |
| H A D | logic.cc | 787 InstructionDecoder::InstructionDecoder(XMLNode* _xml_data, const string _name, argument
37 selection_logic(XMLNode* _xml_data, bool _is_default, int _win_entries, int issue_width_, const InputParameter *configure_interface, string _name, double _accesses, double clockRate_, enum Device_ty device_ty_, enum Core_type core_ty_) argument
141 dep_resource_conflict_check( XMLNode* _xml_data, const string _name, const InputParameter *configure_interface, const CoreParameters & dyn_p_, int compare_bits_, double clockRate_, bool _is_default) argument
|
| /gem5/src/systemc/ext/utils/ |
| H A D | sc_vector.hh | 170 sc_vector_base(const char *_name) : sc_object(_name) {} argument
450 explicit sc_vector(const char *_name) : sc_vector_base(_name) {} argument
451 sc_vector(const char *_name, size_type _size) : sc_vector_base(_name) argument
456 sc_vector(const char *_name, size_type _size, Creator creator) : argument
469 create_element(const char *_name, size_type index) argument
[all...] |
| /gem5/src/systemc/tests/systemc/1666-2011-compliance/method_with_reset/ |
| H A D | method_with_reset.cpp | 43 Top(sc_module_name _name) argument
|
| /gem5/src/dev/arm/ |
| H A D | generic_timer.hh | 123 const std::string _name; member in class:ArchTimer
|
| H A D | gic_v3_its.hh | 88 DataPort(const std::string &_name, Gicv3Its &_its) : argument
473 DispatchEntry(std::string _name, ExecFn _exec) argument
|
| /gem5/src/arch/arm/ |
| H A D | semihosting.cc | 785 FileFeatures( ArmSemihosting &_parent, const char *_name, const char *_mode) argument
829 File(ArmSemihosting &_parent, const char *_name, const char *_perms) argument
|
| /gem5/src/mem/cache/ |
| H A D | base.cc | 69 BaseCache::CacheSlavePort::CacheSlavePort(const std::string &_name, argument
|
| H A D | base.hh | 143 CacheMasterPort(const std::string &_name, BaseCache *_cache, argument
|
| /gem5/src/systemc/tests/systemc/1666-2011-compliance/async_reset/ |
| H A D | async_reset.cpp | 42 Top(sc_module_name _name) argument
|
| /gem5/src/dev/net/ |
| H A D | i8254xGBe.hh | 237 std::string _name; member in class:IGbE::DescCache
|
| /gem5/src/sim/ |
| H A D | eventq.hh | 823 std::string _name; member in class:EventFunctionWrapper
|
| /gem5/src/systemc/core/ |
| H A D | sc_module.cc | 269 sc_module::sc_module(const char *_name) : sc_module(sc_module_name(_name)) argument
274 sc_module::sc_module(const std::string &_name) : argument
|
| /gem5/src/cpu/trace/ |
| H A D | trace_cpu.hh | 429 FixedRetryGen(TraceCPU& _owner, const std::string& _name, argument
856 ElasticDataGen(TraceCPU& _owner, const std::string& _name, argument
|
| /gem5/src/python/m5/ |
| H A D | params.py | 1796 _name = 'Null' variable in class:NullSimObject
|