Searched hist:8847 (Results 1 - 6 of 6) sorted by relevance

/gem5/src/dev/mips/
H A DMalta.pydiff 8847:ef8630054b5e Tue Feb 14 14:15:00 EST 2012 Andreas Hansson <andreas.hansson@arm.com> MEM: Fix residual bus ports and make them master/slave

This patch cleans up a number of remaining uses of bus.port which
is now split into bus.master and bus.slave. The only non-trivial change
is the memtest where the level building now has to be aware of the role
of the ports used in the previous level.
/gem5/src/dev/sparc/
H A DT1000.pydiff 8847:ef8630054b5e Tue Feb 14 14:15:00 EST 2012 Andreas Hansson <andreas.hansson@arm.com> MEM: Fix residual bus ports and make them master/slave

This patch cleans up a number of remaining uses of bus.port which
is now split into bus.master and bus.slave. The only non-trivial change
is the memtest where the level building now has to be aware of the role
of the ports used in the previous level.
/gem5/configs/splash2/
H A Drun.pydiff 8847:ef8630054b5e Tue Feb 14 14:15:00 EST 2012 Andreas Hansson <andreas.hansson@arm.com> MEM: Fix residual bus ports and make them master/slave

This patch cleans up a number of remaining uses of bus.port which
is now split into bus.master and bus.slave. The only non-trivial change
is the memtest where the level building now has to be aware of the role
of the ports used in the previous level.
H A Dcluster.pydiff 8847:ef8630054b5e Tue Feb 14 14:15:00 EST 2012 Andreas Hansson <andreas.hansson@arm.com> MEM: Fix residual bus ports and make them master/slave

This patch cleans up a number of remaining uses of bus.port which
is now split into bus.master and bus.slave. The only non-trivial change
is the memtest where the level building now has to be aware of the role
of the ports used in the previous level.
/gem5/configs/example/
H A Dmemtest.pydiff 8847:ef8630054b5e Tue Feb 14 14:15:00 EST 2012 Andreas Hansson <andreas.hansson@arm.com> MEM: Fix residual bus ports and make them master/slave

This patch cleans up a number of remaining uses of bus.port which
is now split into bus.master and bus.slave. The only non-trivial change
is the memtest where the level building now has to be aware of the role
of the ports used in the previous level.
/gem5/src/dev/arm/
H A DRealView.pydiff 8847:ef8630054b5e Tue Feb 14 14:15:00 EST 2012 Andreas Hansson <andreas.hansson@arm.com> MEM: Fix residual bus ports and make them master/slave

This patch cleans up a number of remaining uses of bus.port which
is now split into bus.master and bus.slave. The only non-trivial change
is the memtest where the level building now has to be aware of the role
of the ports used in the previous level.

Completed in 32 milliseconds