Searched hist:998 (Results 1 - 10 of 10) sorted by relevance
/gem5/src/cpu/ | ||
H A D | inst_res.hh | 12107:998b4c54ee51 Wed Apr 05 14:20:00 EDT 2017 Rekai Gonzalez-Alberquilla <Rekai.GonzalezAlberquilla@arm.com> cpu: Result refactoring The Result union used to collect the result of an instruction is now a class of its own, with its constructor, and explicit casting methods for cleanliness. This is also a stepping stone to have vector registers, and instructions that produce a vector register as output. Change-Id: I6f40c11cb5e835d8b11f7804a4e967aff18025b9 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2703 Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
H A D | base_dyn_inst.hh | diff 12107:998b4c54ee51 Wed Apr 05 14:20:00 EDT 2017 Rekai Gonzalez-Alberquilla <Rekai.GonzalezAlberquilla@arm.com> cpu: Result refactoring The Result union used to collect the result of an instruction is now a class of its own, with its constructor, and explicit casting methods for cleanliness. This is also a stepping stone to have vector registers, and instructions that produce a vector register as output. Change-Id: I6f40c11cb5e835d8b11f7804a4e967aff18025b9 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2703 Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
/gem5/src/arch/arm/isa/insts/ | ||
H A D | branch.isa | diff 7797:998b217dcae7 Thu Dec 09 17:45:00 EST 2010 Gabe Black <gblack@eecs.umich.edu> ARM: Take advantage of new PCState syntax. |
H A D | data.isa | diff 7797:998b217dcae7 Thu Dec 09 17:45:00 EST 2010 Gabe Black <gblack@eecs.umich.edu> ARM: Take advantage of new PCState syntax. |
H A D | ldr.isa | diff 7797:998b217dcae7 Thu Dec 09 17:45:00 EST 2010 Gabe Black <gblack@eecs.umich.edu> ARM: Take advantage of new PCState syntax. |
H A D | macromem.isa | diff 7797:998b217dcae7 Thu Dec 09 17:45:00 EST 2010 Gabe Black <gblack@eecs.umich.edu> ARM: Take advantage of new PCState syntax. |
H A D | misc.isa | diff 7797:998b217dcae7 Thu Dec 09 17:45:00 EST 2010 Gabe Black <gblack@eecs.umich.edu> ARM: Take advantage of new PCState syntax. |
/gem5/src/cpu/checker/ | ||
H A D | cpu_impl.hh | diff 12107:998b4c54ee51 Wed Apr 05 14:20:00 EDT 2017 Rekai Gonzalez-Alberquilla <Rekai.GonzalezAlberquilla@arm.com> cpu: Result refactoring The Result union used to collect the result of an instruction is now a class of its own, with its constructor, and explicit casting methods for cleanliness. This is also a stepping stone to have vector registers, and instructions that produce a vector register as output. Change-Id: I6f40c11cb5e835d8b11f7804a4e967aff18025b9 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2703 Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
H A D | cpu.hh | diff 12107:998b4c54ee51 Wed Apr 05 14:20:00 EDT 2017 Rekai Gonzalez-Alberquilla <Rekai.GonzalezAlberquilla@arm.com> cpu: Result refactoring The Result union used to collect the result of an instruction is now a class of its own, with its constructor, and explicit casting methods for cleanliness. This is also a stepping stone to have vector registers, and instructions that produce a vector register as output. Change-Id: I6f40c11cb5e835d8b11f7804a4e967aff18025b9 Reviewed-by: Andreas Sandberg <andreas.sandberg@arm.com> Reviewed-on: https://gem5-review.googlesource.com/2703 Reviewed-by: Anthony Gutierrez <anthony.gutierrez@amd.com> Reviewed-by: Jason Lowe-Power <jason@lowepower.com> Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
/gem5/src/arch/arm/isa/ | ||
H A D | operands.isa | diff 7797:998b217dcae7 Thu Dec 09 17:45:00 EST 2010 Gabe Black <gblack@eecs.umich.edu> ARM: Take advantage of new PCState syntax. |
Completed in 133 milliseconds