/gem5/ext/dsent/model/electrical/ |
H A D | TestModel.cc | 67 createNet("A", makeNetIndex(0, num_bits - 1)); 68 createNet("B", makeNetIndex(0, num_bits - 1)); 69 createNet("S", makeNetIndex(0, num_bits - 1)); 97 portConnect(a_reg, "Q", "A", makeNetIndex(i)); 107 portConnect(b_reg, "Q", "B", makeNetIndex(i)); 117 portConnect(s_reg, "D", "S", makeNetIndex(i)); 155 createNet("In0", makeNetIndex(0, mux_bits-1)); 156 createNet("In1", makeNetIndex(0, mux_bits-1)); 157 createNet("In2", makeNetIndex(0, mux_bits-1)); 158 createNet("In3", makeNetIndex( [all...] |
H A D | SeparableAllocator.cc | 86 createInputPort("Request" + (String)i, makeNetIndex(0, number_resources-1)); 87 createOutputPort("Grant" + (String)i, makeNetIndex(0, number_resources-1)); 106 createNet("Stage1Arb_In" + (String)i, makeNetIndex(0, number_resources-1)); 107 createNet("Stage1Arb_Out" + (String)i, makeNetIndex(0, number_resources-1)); 113 portConnect(arb, "Request" + (String)j, "Stage1Arb_In" + (String)i, makeNetIndex(j)); 114 portConnect(arb, "Grant" + (String)j, "Stage1Arb_Out" + (String)i, makeNetIndex(j)); 130 createNet("Stage2Arb_In" + (String)i, makeNetIndex(0, number_requesters-1)); 131 createNet("Stage2Arb_Out" + (String)i, makeNetIndex(0, number_requesters-1)); 136 assign("Stage2Arb_In" + (String)i, makeNetIndex(j), "Stage1Arb_Out" + (String)j, makeNetIndex( [all...] |
H A D | MuxTreeSerializer.cc | 94 createInputPort("In", makeNetIndex(0, in_bits-1)); 96 createOutputPort("Out", makeNetIndex(0, output_bits-1)); 126 createNet("MuxSel_b", makeNetIndex(0, number_stages-2)); 127 createNet("MuxSel", makeNetIndex(0, number_stages-1)); 128 assign("MuxSel", makeNetIndex(number_stages-1), "OutCK"); 130 createNet("InTmp", makeNetIndex(0, in_bits-1)); 133 assign("InTmp", makeNetIndex(i*output_bits+j), "In", makeNetIndex(j*serialization_ratio+i)); 137 portConnect(mux_tree, "In" + (String) i, "InTmp", makeNetIndex(i*output_bits, (i+1)*output_bits-1)); 140 portConnect(mux_tree, "Sel" + (String) i, "MuxSel", makeNetIndex( [all...] |
H A D | BarrelShifter.cc | 89 createInputPort( "In", makeNetIndex(0, number_bits-1)); 91 createOutputPort( "Out", makeNetIndex(0, number_bits-1)); 123 createNet("R_" + n, makeNetIndex(0, number_bits-1)); //wire R_n[number_bits-1:0] 124 createNet("RS_" + n, makeNetIndex(0, number_bits-1)); //wire RS_n[number_bits-1:0] 128 assign("RS_" + n, makeNetIndex(number_bits-current_shifts, number_bits-1), 129 "R_" + n, makeNetIndex(0, current_shifts-1)); 131 assign("RS_" + n, makeNetIndex(0, number_bits-current_shifts-1), 132 "R_" + n, makeNetIndex(current_shifts, number_bits-1)); 138 createNet("R_" + n_max, makeNetIndex(0, number_bits-1)); 142 assign("Out", "R_" + n_max, makeNetIndex( [all...] |
H A D | DemuxTreeDeserializer.cc | 96 createInputPort("In", makeNetIndex(0, input_bits-1)); 98 createOutputPort("Out", makeNetIndex(0, out_bits-1)); 222 portConnect(demux_way0, "Out", "Out", makeNetIndex(0, out_bits/2-1)); 226 portConnect(demux_way1, "Out", "Out", makeNetIndex(out_bits/2, out_bits-1)); 252 createNet("OutVFO", makeNetIndex(0, deserialization_ratio-1)); 264 assignVirtualFanout("Out", makeNetIndex(i*deserialization_ratio + j), "OutVFO", makeNetIndex(j)); 285 portConnect(des_bit, "In", "In", makeNetIndex(i)); 287 portConnect(des_bit, "Out", "Out", makeNetIndex(i*deserialization_ratio, (i+1)*deserialization_ratio-1));
|
H A D | Multiplexer.cc | 80 createInputPort( "In" + (String) i, makeNetIndex(0, number_bits-1)); 87 createOutputPort( "Out", makeNetIndex(0, number_bits-1)); 188 portConnect(mux0, "In" + (String) i, "In" + (String) i, makeNetIndex(n)); 190 portConnect(mux1, "In" + (String) i, "In" + (String) (i + inputs_0), makeNetIndex(n)); 225 drive_mult->addDownstreamNode(getNet("Out", makeNetIndex(n))); 257 portConnect(mux, "In" + (String) i, "In" + (String) i, makeNetIndex(n)); 260 portConnect(mux, "Out", "Out", makeNetIndex(n));
|
H A D | MultiplexerCrossbar.cc | 87 createInputPort("In" + (String)i, makeNetIndex(0, number_bits-1)); 100 createOutputPort("Out" + (String)i, makeNetIndex(0, number_bits-1)); 149 portConnect(muxs[i], "In" + (String)j, "In" + (String)j, makeNetIndex(0, number_bits-1)); 159 portConnect(muxs[i], "Out", "Out" + (String)i, makeNetIndex(0, number_bits-1));
|
H A D | OR.cc | 83 createInputPort("In" + (String)i, makeNetIndex(0, number_bits-1)); 85 createOutputPort("Out", makeNetIndex(0, number_bits-1)); 188 portConnect(ors, "In" + (String)i, "In" + (String)i, makeNetIndex(n)); 190 portConnect(ors, "Out", "Out", makeNetIndex(n));
|
H A D | DFFRAM.cc | 82 createInputPort("In", makeNetIndex(0, number_bits-1)); 90 createOutputPort("Out", makeNetIndex(0, number_bits-1)); 197 portConnect(dffs[i], "D", "In", makeNetIndex(n)); 221 drive_mult->addDownstreamNode(getNet("Out", makeNetIndex(n)));
|
H A D | RepeatedLink.cc | 111 createInputPort("In", makeNetIndex(0, number_bits-1)); 112 createOutputPort("Out", makeNetIndex(0, number_bits-1));
|
H A D | BroadcastHTree.cc | 123 createInputPort("In", makeNetIndex(0, number_bits-1)); 124 createOutputPort("Out", makeNetIndex(0, number_bits-1));
|
/gem5/ext/dsent/model/network/ |
H A D | ElectricalMesh.cc | 161 createNet("RR_Link_Out", makeNetIndex(0, number_bits_per_flit-1)); 162 createNet("RR_Link_In", makeNetIndex(0, number_bits_per_flit-1)); 166 createNet("RS_Link_Out", makeNetIndex(0, number_bits_per_flit-1)); 167 createNet("RS_Link_In", makeNetIndex(0, number_bits_per_flit-1)); 174 createNet("Router_In" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 179 createNet("Router_Out" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 186 assignVirtualFanout("Router_In" + (String)j, makeNetIndex(i), "RR_Link_Out", makeNetIndex(i)); 187 assignVirtualFanin("RR_Link_In", makeNetIndex(i), "Router_Out" + (String)j, makeNetIndex( [all...] |
H A D | ElectricalClos.cc | 226 createNet("InputToIngressLink_Out", makeNetIndex(0, number_bits_per_flit-1)); 227 createNet("InputToIngressLink_In", makeNetIndex(0, number_bits_per_flit-1)); 231 createNet("IngressToMiddleLink_In", makeNetIndex(0, number_bits_per_flit-1)); 232 createNet("IngressToMiddleLink_Out", makeNetIndex(0, number_bits_per_flit-1)); 236 createNet("MiddleToEgressLink_In", makeNetIndex(0, number_bits_per_flit-1)); 237 createNet("MiddleToEgressLink_Out", makeNetIndex(0, number_bits_per_flit-1)); 241 createNet("EgressToOutputLink_In", makeNetIndex(0, number_bits_per_flit-1)); 242 createNet("EgressToOutputLink_Out", makeNetIndex(0, number_bits_per_flit-1)); 250 createNet("IngressRouter_In" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 252 assignVirtualFanout("IngressRouter_In" + (String)i, makeNetIndex( [all...] |
H A D | PhotonicClos.cc | 239 createNet("InputToIngressLink_Out", makeNetIndex(0, number_bits_per_flit - 1)); 240 createNet("InputToIngressLink_In", makeNetIndex(0, number_bits_per_flit - 1)); 244 createNet("IngressToMiddleLink_In", makeNetIndex(0, number_bits_per_flit - 1)); 245 createNet("IngressToMiddleLink_Out", makeNetIndex(0, number_bits_per_flit - 1)); 249 createNet("MiddleToEgressLink_In", makeNetIndex(0, number_bits_per_flit - 1)); 250 createNet("MiddleToEgressLink_Out", makeNetIndex(0, number_bits_per_flit - 1)); 254 createNet("EgressToOutputLink_In", makeNetIndex(0, number_bits_per_flit - 1)); 255 createNet("EgressToOutputLink_Out", makeNetIndex(0, number_bits_per_flit - 1)); 262 createNet("IngressRouter_In" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 264 assignVirtualFanout("IngressRouter_In" + (String)i, makeNetIndex( [all...] |
/gem5/ext/dsent/model/optical/ |
H A D | OpticalLinkBackendRx.cc | 90 createInputPort("In", makeNetIndex(0, in_bits-1)); 92 createOutputPort("Out", makeNetIndex(0, out_bits-1)); 124 createNet("ReorderIn", makeNetIndex(0, in_bits+reorder_degree-1)); 125 assign("ReorderIn", makeNetIndex(0, in_bits-1), "In"); 126 assign("ReorderIn", makeNetIndex(in_bits, in_bits+reorder_degree-1), "ReorderIn", makeNetIndex(0, reorder_degree-1)); 127 createNet("DeserializerIn", makeNetIndex(0, in_bits-1)); 128 createNet("BarrelShiftIn", makeNetIndex(0, out_bits-1)); 168 portConnect(reorder_mux, "In" + (String) i, "ReorderIn", makeNetIndex(i, i+in_bits-1));
|
H A D | OpticalLinkBackendTx.cc | 87 createInputPort("In", makeNetIndex(0, in_bits-1)); 89 createOutputPort("Out", makeNetIndex(0, out_bits-1)); 121 createNet("SerializerIn", makeNetIndex(0, in_bits-1)); 122 createNet("ReorderIn", makeNetIndex(0, out_bits+reorder_degree-1)); 123 assign("ReorderIn", makeNetIndex(out_bits, out_bits+reorder_degree-1), "ReorderIn", makeNetIndex(0, reorder_degree-1)); 157 portConnect(serializer, "Out", "ReorderIn", makeNetIndex(0, out_bits-1)); 163 portConnect(reorder_mux, "In" + (String) i, "ReorderIn", makeNetIndex(i, i+out_bits-1));
|
H A D | SWSRLink.cc | 88 createInputPort("In", makeNetIndex(0, number_bits-1)); 89 createOutputPort("Out", makeNetIndex(0, number_bits-1)); 130 createNet("TxBackendToTx", makeNetIndex(0, number_wavelengths-1)); 131 createNet("RxToRxBackend", makeNetIndex(0, number_wavelengths-1));
|
H A D | SWMRLink.cc | 78 createInputPort("In", makeNetIndex(0, number_wavelengths-1)); 80 createOutputPort("Out" + (String) i, makeNetIndex(0, number_wavelengths-1));
|
H A D | RingDetector.cc | 108 createOutputPort("Out", makeNetIndex(0, number_wavelengths-1));
|
H A D | RingModulator.cc | 108 createInputPort( "In", makeNetIndex(0, number_wavelengths-1));
|
/gem5/ext/dsent/model/electrical/router/ |
H A D | RouterInputPort.cc | 117 createInputPort("FlitIn", makeNetIndex(0, number_bits_per_flit-1)); 118 createOutputPort("FlitOut", makeNetIndex(0, number_bits_per_flit-1)); 158 portConnect(ram, "WRAddr" + (String)i, "FlitIn", makeNetIndex(i)); 161 portConnect(ram, "WE", "FlitIn", makeNetIndex(number_bits_per_flit-1));
|
H A D | Router.cc | 107 createInputPort("FlitIn" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 111 createOutputPort("FlitOut" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 337 createNet("InputPort_In", makeNetIndex(0, number_bits_per_flit-1)); 338 createNet("InputPort_Out", makeNetIndex(0, number_bits_per_flit-1)); 424 createNet("Crossbar_Out" + (String)i, makeNetIndex(0, number_bits_per_flit-1)); 428 createNet("Crossbar_In" + (String)i, makeNetIndex(0, number_bits_per_flit-1));
|
/gem5/ext/dsent/model/ |
H A D | ElectricalModel.h | 43 inline NetIndex makeNetIndex(int start_index_, int end_index_) function in namespace:DSENT 53 inline NetIndex makeNetIndex(int index_) function in namespace:DSENT 55 return makeNetIndex(index_, index_);
|
H A D | ElectricalModel.cc | 223 getNet(connect_net_name_, makeNetIndex(connect_net_index))->addDownstreamNode( 224 connect_model_->getNet(connect_port_name_, makeNetIndex(port_index))); 233 connect_model_->getNet(connect_port_name_, makeNetIndex(port_index))->addDownstreamNode( 234 getNet(connect_net_name_, makeNetIndex(connect_net_index))); 388 createNet(name_, makeNetIndex(0, 0)); 564 getNet(upstream_net_name_, makeNetIndex(up_index))->addDownstreamNode( 565 getNet(downstream_net_name_, makeNetIndex(down_index))); 610 drive_mult->addDownstreamNode(getNet(downstream_net_name_, makeNetIndex(i))); 638 getNet(upstream_net_name_, makeNetIndex(i))->addDownstreamNode(getNet(downstream_net_name_, downstream_net_indices_));
|
/gem5/ext/dsent/ |
H A D | DSENT.cc | 68 timing_optimizer.getNet(net_name, makeNetIndex(0)), 1.0 / freq);
|