Searched hist:6036 (Results 1 - 5 of 5) sorted by relevance

/gem5/src/cpu/o3/
H A Ddecode_impl.hh6036:f0841ee466a5 Sat Apr 18 10:42:00 EDT 2009 Korey Sewell <ksewell@umich.edu> o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode stage was not setting the predicted PC correctly or passing that information back to fetch correctly
H A Diew_impl.hh6036:f0841ee466a5 Sat Apr 18 10:42:00 EDT 2009 Korey Sewell <ksewell@umich.edu> o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode stage was not setting the predicted PC correctly or passing that information back to fetch correctly
H A Dfetch_impl.hh6036:f0841ee466a5 Sat Apr 18 10:42:00 EDT 2009 Korey Sewell <ksewell@umich.edu> o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode stage was not setting the predicted PC correctly or passing that information back to fetch correctly
/gem5/src/arch/mips/isa/
H A Ddecoder.isa6036:f0841ee466a5 Sat Apr 18 10:42:00 EDT 2009 Korey Sewell <ksewell@umich.edu> o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode stage was not setting the predicted PC correctly or passing that information back to fetch correctly
/gem5/src/cpu/
H A DSConscript6036:f0841ee466a5 Sat Apr 18 10:42:00 EDT 2009 Korey Sewell <ksewell@umich.edu> o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode stage was not setting the predicted PC correctly or passing that information back to fetch correctly

Completed in 118 milliseconds