Searched refs:is_write (Results 1 - 13 of 13) sorted by relevance
/gem5/src/mem/ |
H A D | dramsim2_wrapper.hh | 133 void enqueue(bool is_write, uint64_t addr);
|
H A D | mem_checker_monitor.cc | 146 bool is_write = pkt->isWrite(); local 153 if (expects_response && is_write) { 165 if (expects_response && (is_read || is_write)) { 174 if (!successful && expects_response && (is_read || is_write)) { 201 } else if (is_write) { 235 bool is_write = pkt->isWrite(); local 250 if (is_read || is_write) { 290 } else if (is_write) { 313 } else if (is_read || is_write) {
|
H A D | dramsim2_wrapper.cc | 172 DRAMSim2Wrapper::enqueue(bool is_write, uint64_t addr) argument 174 bool success M5_VAR_USED = dramsim->addTransaction(is_write, addr);
|
/gem5/src/arch/arm/ |
H A D | tlb.cc | 578 bool is_write = (mode == Write); local 587 TlbEntry::DomainType::NoAccess, is_write, 616 bool is_write = (mode == Write); local 630 vaddr, te->domain, is_write, 642 vaddr, TlbEntry::DomainType::NoAccess, is_write, 666 static_cast<uint8_t>(te->domain), is_write); 677 vaddr, te->domain, is_write, 712 abt = is_write; 715 abt = is_write || !is_priv; 731 abt = !is_priv && is_write; 803 bool is_write = !req->isCacheClean() && mode == Write; local 1054 bool is_write = (mode == Write); local 1462 bool is_write = (mode == Write); local [all...] |
H A D | tlb.hh | 305 bool is_exec, bool is_write,
|
/gem5/src/systemc/tests/include/ |
H A D | ExplicitLTTarget.h | 104 if (!r.is_read() && !r.is_write()) {
|
H A D | ExplicitATTarget.h | 154 if (!r.is_read() && !r.is_write()) {
|
/gem5/src/systemc/ext/tlm_core/2/generic_payload/ |
H A D | gp.hh | 178 bool is_write() const { return (m_command == TLM_WRITE_COMMAND); } function in class:tlm::tlm_generic_payload
|
H A D | endian_conv.hh | 443 if (txn->is_write()) { 860 if (txn->is_write()) { 876 if (txn->is_write()) {
|
/gem5/ext/systemc/src/tlm_core/tlm_2/tlm_generic_payload/ |
H A D | tlm_endian_conv.h | 395 if(txn->is_write()) { 717 if(txn->is_write()) { 733 if(txn->is_write()) {
|
H A D | tlm_gp.h | 378 bool is_write() const {return (m_command == TLM_WRITE_COMMAND);} function in class:tlm::tlm_generic_payload
|
/gem5/src/systemc/tests/tlm/endian_conv/ |
H A D | test_endian_conv.cpp | 378 if(txn->is_write()) new_data[idx] = *curr_d;
|
/gem5/src/cpu/kvm/ |
H A D | base.cc | 1033 _kvmRun->mmio.is_write, 1038 _kvmRun->mmio.len, _kvmRun->mmio.is_write);
|
Completed in 33 milliseconds