Searched refs:table (Results 26 - 36 of 36) sorted by relevance

12

/gem5/src/dev/storage/
H A Ddisk_image.hh121 SectorTable *table; member in class:CowDiskImage
/gem5/src/arch/power/
H A Dtlb.hh103 PageTable lookupTable; // Quick lookup into page table
105 PowerISA::PTE *table; // the Page Table member in class:PowerISA::TLB
/gem5/src/cpu/pred/
H A Dstatistical_corrector.cc128 std::vector<int> lengths, std::vector<int8_t> * & table,
135 table = new std::vector<int8_t> [numLenghts];
137 table[i].resize(1 << logNumEntries, 0);
140 table[i][j] = -1;
127 initGEHLTable(unsigned numLenghts, std::vector<int> lengths, std::vector<int8_t> * & table, unsigned logNumEntries, std::vector<int8_t> & w, int8_t wInitValue) argument
H A Dstatistical_corrector.hh252 std::vector<int8_t> * & table, unsigned logNumEntries,
/gem5/src/arch/arm/freebsd/
H A Dprocess.cc1243 SyscallTable table; local
1245 table.descs = syscallDescs32;
1246 table.size = sizeof(syscallDescs32) / sizeof(SyscallDesc);
1247 table.base = 0;
1248 syscallTables.push_back(table);
1255 SyscallTable table; local
1257 table.descs = syscallDescs64;
1258 table.size = sizeof(syscallDescs64) / sizeof(SyscallDesc);
1259 table.base = 0;
1260 syscallTables.push_back(table);
[all...]
/gem5/ext/systemc/src/sysc/utils/
H A Dsc_hash.h22 sc_hash.cpp -- Implementation of a chained hash table with MTF
129 sc_phash_base* table; member in class:sc_core::sc_phash_base_iter
140 : table(t), entry(0), next(0), last(0), index(0)
143 : table(&t), entry(0), next(0), last(0), index(0)
338 void remove() { sc_phash_base_iter::remove(((sc_pdhash<K,C>*) table)->kfree); }
/gem5/src/mem/slicc/symbols/
H A DType.py48 def __init__(self, table, ident, location, pairs, machine=None):
49 super(Type, self).__init__(table, ident, location, pairs)
/gem5/src/arch/arm/
H A Dtlb.hh85 * Check if a page table walker access should be forced to fail.
94 * @param lookup_level Page table walker level
151 TlbEntry* table; // the Page Table member in class:ArmISA::TLB
155 // Indicates whether a stage 2 lookup of the table descriptors is required.
157 // table descriptors still need to be translated by the stage2.
329 * behaves like a normal lookup without modifying any page table state.
395 * Get the table walker port. This is used for migrating
397 * architectures that do not have a table walker, NULL is
/gem5/src/dev/arm/
H A Dgic_v3_its.cc1244 Gicv3Its::pageAddress(Gicv3Its::ItsTables table) argument
1248 [table] (const BASER &b) { return b.type == table; }
1275 // Copying the pending table from redistributor 1 to redistributor 2
1284 // Clearing pending table in redistributor 2
H A Dgic_v3_its.hh317 Addr pageAddress(enum ItsTables table);
343 * to memory when doing table walks.
397 * GITS_TRANSLATER (MSI). In this case main will simply do the table walks
/gem5/src/mem/cache/prefetch/
H A DPrefetcher.py157 table_sets = Param.Int(16, "Number of sets in PC lookup table")
158 table_assoc = Param.Int(4, "Associativity of PC lookup table")
184 "Indexing policy of the pattern table")
186 "Replacement policy of the pattern table")
219 "Number of entries of the signature table")
221 "Associativity of the signature table")
225 "Indexing policy of the signature table")
227 "Replacement policy of the signature table")
232 "Number of entries of the pattern table")
234 "Associativity of the pattern table")
[all...]

Completed in 35 milliseconds

12