Searched refs:Addr (Results 126 - 150 of 767) sorted by relevance

1234567891011>>

/gem5/src/mem/ruby/profiler/
H A DAddressProfiler.hh47 typedef std::unordered_map<Addr, AccessTraceForAddress> AddressMap;
56 void addTraceSample(Addr data_addr, Addr pc_addr,
59 void profileRetry(Addr data_addr, AccessType type, int count);
60 void profileGetX(Addr datablock, Addr PC,
62 void profileGetS(Addr datablock, Addr PC,
99 AccessTraceForAddress& lookupTraceForAddress(Addr addr,
/gem5/src/arch/arm/kvm/
H A Dgic.hh71 KvmKernelGicV2(KvmVM &vm, Addr cpu_addr, Addr dist_addr,
121 uint32_t readDistributor(ContextID ctx, Addr daddr) override;
122 uint32_t readCpu(ContextID ctx, Addr daddr) override;
124 void writeDistributor(ContextID ctx, Addr daddr,
126 void writeCpu(ContextID ctx, Addr daddr, uint32_t data) override;
212 ContextID ctx, Addr daddr);
214 ContextID ctx, Addr daddr);
217 Addr daddr, size_t size);
219 Addr dadd
[all...]
/gem5/src/arch/power/
H A Dtlb.hh59 Addr _pageStart;
65 TlbEntry(Addr asn, Addr vaddr, Addr paddr,
75 updateVaddr(Addr new_vaddr)
80 Addr
102 typedef std::multimap<Addr, int> PageTable;
117 PowerISA::PTE *lookup(Addr vpn, uint8_t asn) const;
138 int probeEntry(Addr vpn,uint8_t) const;
150 void insert(Addr vadd
[all...]
/gem5/src/arch/x86/
H A Dprocess.hh63 Addr _gdtStart;
64 Addr _gdtSize;
77 Addr gdtStart()
80 Addr gdtSize()
113 Addr base;
114 Addr size;
115 Addr vtimeOffset;
116 Addr vgettimeofdayOffset;
155 Addr base;
156 Addr siz
[all...]
/gem5/src/base/
H A Daddr_range.hh79 Addr _start;
80 Addr _end;
87 std::vector<Addr> masks;
126 AddrRange(Addr _start, Addr _end, const std::vector<Addr> &_masks,
160 AddrRange(Addr _start, Addr _end, uint8_t _intlv_high_bit,
189 Addr mask = (1ULL << bit1);
198 AddrRange(Addr _star
[all...]
/gem5/src/mem/cache/prefetch/
H A Dbop.cc101 Addr addr_x = delayQueue.front().baseAddr;
113 BOPPrefetcher::hash(Addr addr, unsigned int way) const
115 Addr hash1 = addr >> way;
116 Addr hash2 = hash1 >> floorLog2(rrEntries);
117 return (hash1 ^ hash2) & (Addr)(rrEntries - 1);
121 BOPPrefetcher::insertIntoRR(Addr addr, unsigned int way)
134 BOPPrefetcher::insertIntoDelayQueue(Addr x)
159 inline Addr
160 BOPPrefetcher::tag(Addr addr) const
166 BOPPrefetcher::testRR(Addr add
[all...]
/gem5/src/mem/ruby/slicc_interface/
H A DAbstractController.hh87 void blockOnQueue(Addr, MessageBuffer*);
88 bool isBlocked(Addr) const;
89 void unblock(Addr);
90 bool isBlocked(Addr);
94 virtual AccessPermission getAccessPermission(const Addr &addr) = 0;
114 virtual void functionalRead(const Addr &addr, PacketPtr) = 0;
119 virtual int functionalWrite(const Addr &addr, PacketPtr) = 0;
123 virtual void enqueuePrefetch(const Addr &, const RubyRequestType&)
139 void queueMemoryRead(const MachineID &id, Addr addr, Cycles latency);
140 void queueMemoryWrite(const MachineID &id, Addr add
[all...]
/gem5/src/cpu/testers/traffic_gen/
H A Dbase.hh264 Addr start_addr, Addr end_addr, Addr blocksize,
266 uint8_t read_percent, Addr data_limit);
270 Addr start_addr, Addr end_addr, Addr blocksize,
272 uint8_t read_percent, Addr data_limit);
276 Addr start_addr, Addr end_add
[all...]
H A Dtrace_gen.hh77 Addr addr;
80 Addr blocksize;
162 const std::string& trace_file, Addr addr_offset)
204 Addr addrOffset;
/gem5/src/arch/x86/bios/
H A Dintelmp.hh77 uint8_t writeOutField(PortProxy& proxy, Addr addr, T val);
79 uint8_t writeOutString(PortProxy& proxy, Addr addr, std::string str,
102 Addr writeOut(PortProxy& proxy, Addr addr);
104 Addr getTableAddr()
109 void setTableAddr(Addr addr)
126 virtual Addr writeOut(PortProxy& proxy, Addr addr, uint8_t &checkSum);
141 virtual Addr writeOut(PortProxy& proxy, Addr add
[all...]
/gem5/src/dev/arm/
H A Dgeneric_timer.hh311 uint64_t ctrlRead(Addr addr, size_t size) const;
312 void ctrlWrite(Addr addr, size_t size, uint64_t value);
314 uint64_t timerRead(Addr addr, size_t size) const;
315 void timerWrite(Addr addr, size_t size, uint64_t value);
318 static const Addr CTRL_CNTFRQ = 0x000;
319 static const Addr CTRL_CNTNSAR = 0x004;
320 static const Addr CTRL_CNTTIDR = 0x008;
321 static const Addr CTRL_CNTACR_BASE = 0x040;
322 static const Addr CTRL_CNTVOFF_LO_BASE = 0x080;
323 static const Addr CTRL_CNTVOFF_HI_BAS
[all...]
H A Dsmmu_v3_caches.hh110 Addr va;
111 Addr vaMask;
118 Addr pa;
127 const Entry *lookup(uint32_t sid, uint32_t ssid, Addr va,
135 void invalidateVA(Addr va, uint16_t asid, uint16_t vmid);
136 void invalidateVAA(Addr va, uint16_t vmid);
148 size_t pickSetIdx(Addr va) const;
161 Addr va;
162 Addr vaMask;
167 Addr p
[all...]
/gem5/src/kern/
H A Dsystem_events.hh41 SkipFuncEvent(PCEventQueue *q, const std::string &desc, Addr addr)
/gem5/src/arch/alpha/
H A Didle_event.hh41 IdleStartEvent(PCEventQueue *q, const std::string &desc, Addr addr)
/gem5/src/arch/mips/
H A Didle_event.hh41 IdleStartEvent(PCEventQueue *q, const std::string &desc, Addr addr)
H A Dstacktrace.cc49 Addr
50 ProcessInfo::task(Addr ksp) const
52 Addr base = ksp & ~0x3fff;
56 Addr tsk;
59 tsk = vp.read<Addr>(base + task_off, GuestByteOrder);
65 ProcessInfo::pid(Addr ksp) const
67 Addr task = this->task(ksp);
80 ProcessInfo::name(Addr ksp) const
82 Addr task = this->task(ksp);
122 StackTrace::isEntry(Addr add
[all...]
/gem5/src/arch/riscv/
H A Didle_event.hh41 IdleStartEvent(PCEventQueue *q, const std::string &desc, Addr addr)
/gem5/src/arch/alpha/freebsd/
H A Dsystem.cc74 Addr ppc_vaddr = 0;
75 Addr timer_vaddr = 0;
77 ppc_vaddr = (Addr)tc->readIntReg(17);
78 timer_vaddr = (Addr)tc->readIntReg(18);
/gem5/src/dev/serial/
H A Duart.cc37 Uart::Uart(const Params *p, Addr pio_size)
/gem5/src/arch/sparc/insts/
H A Dmicro.cc37 SparcMacroInst::generateDisassembly(Addr pc, const SymbolTable *symtab) const
/gem5/src/arch/riscv/insts/
H A Dcompressed.hh52 Addr pc, const SymbolTable *symtab) const override;
/gem5/src/sim/
H A Dsyscall_emul_buf.hh64 BaseBufferArg(Addr _addr, int _size)
96 const Addr addr; ///< address of buffer in target address space
112 BufferArg(Addr _addr, int _size) : BaseBufferArg(_addr, _size) { }
139 TypedBufferArg(Addr _addr, int _size = sizeof(T))
/gem5/src/mem/ruby/system/
H A DDMASequencer.hh71 void dataCallback(const DataBlock &dblk, const Addr &addr);
72 void ackCallback(const Addr &addr);
77 void issueNext(const Addr &addr);
81 typedef std::unordered_map<Addr, DMARequest> RequestTable;
/gem5/src/mem/ruby/structures/
H A DDirectoryMemory.hh74 uint64_t mapAddressToLocalIdx(Addr address);
78 bool isPresent(Addr address);
79 AbstractEntry *lookup(Addr address);
80 AbstractEntry *allocate(Addr address, AbstractEntry* new_entry);
/gem5/src/base/filters/
H A Dh3_bloom_filter.hh52 int hash(Addr addr, int hash_number) const override;

Completed in 26 milliseconds

1234567891011>>