stats.txt revision 11680
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311680SCurtis.Dunham@arm.comsim_seconds 47.384943 # Number of seconds simulated 411680SCurtis.Dunham@arm.comsim_ticks 47384942719000 # Number of ticks simulated 511680SCurtis.Dunham@arm.comfinal_tick 47384942719000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711680SCurtis.Dunham@arm.comhost_inst_rate 146603 # Simulator instruction rate (inst/s) 811680SCurtis.Dunham@arm.comhost_op_rate 172405 # Simulator op (including micro ops) rate (op/s) 911680SCurtis.Dunham@arm.comhost_tick_rate 7419029838 # Simulator tick rate (ticks/s) 1011680SCurtis.Dunham@arm.comhost_mem_usage 776468 # Number of bytes of host memory used 1111680SCurtis.Dunham@arm.comhost_seconds 6386.95 # Real time elapsed on the host 1211680SCurtis.Dunham@arm.comsim_insts 936348150 # Number of instructions simulated 1311680SCurtis.Dunham@arm.comsim_ops 1101141201 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611680SCurtis.Dunham@arm.comsystem.physmem.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 1711680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.dtb.walker 225984 # Number of bytes read from this memory 1811680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.itb.walker 211072 # Number of bytes read from this memory 1911680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.inst 4210272 # Number of bytes read from this memory 2011680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.data 17875336 # Number of bytes read from this memory 2111680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu0.l2cache.prefetcher 22288384 # Number of bytes read from this memory 2211680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.dtb.walker 132032 # Number of bytes read from this memory 2311680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.itb.walker 98944 # Number of bytes read from this memory 2411680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.inst 3431264 # Number of bytes read from this memory 2511680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.data 10538960 # Number of bytes read from this memory 2611680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu1.l2cache.prefetcher 15414592 # Number of bytes read from this memory 2711680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::realview.ide 437696 # Number of bytes read from this memory 2811680SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 74864536 # Number of bytes read from this memory 2911680SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu0.inst 4210272 # Number of instructions bytes read from this memory 3011680SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu1.inst 3431264 # Number of instructions bytes read from this memory 3111680SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 7641536 # Number of instructions bytes read from this memory 3211680SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 90448704 # Number of bytes written to this memory 3310827Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory 3410585Sandreas.hansson@arm.comsystem.physmem.bytes_written::cpu1.data 4 # Number of bytes written to this memory 3511680SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 90469288 # Number of bytes written to this memory 3611680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.dtb.walker 3531 # Number of read requests responded to by this memory 3711680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.itb.walker 3298 # Number of read requests responded to by this memory 3811680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.inst 81738 # Number of read requests responded to by this memory 3911680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.data 279315 # Number of read requests responded to by this memory 4011680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu0.l2cache.prefetcher 348256 # Number of read requests responded to by this memory 4111680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.dtb.walker 2063 # Number of read requests responded to by this memory 4211680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.itb.walker 1546 # Number of read requests responded to by this memory 4311680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.inst 53657 # Number of read requests responded to by this memory 4411680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.data 164684 # Number of read requests responded to by this memory 4511680SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu1.l2cache.prefetcher 240853 # Number of read requests responded to by this memory 4611680SCurtis.Dunham@arm.comsystem.physmem.num_reads::realview.ide 6839 # Number of read requests responded to by this memory 4711680SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 1185780 # Number of read requests responded to by this memory 4811680SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 1413261 # Number of write requests responded to by this memory 4910827Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory 5010585Sandreas.hansson@arm.comsystem.physmem.num_writes::cpu1.data 1 # Number of write requests responded to by this memory 5111680SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 1415835 # Number of write requests responded to by this memory 5211680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.dtb.walker 4769 # Total read bandwidth from this memory (bytes/s) 5311680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.itb.walker 4454 # Total read bandwidth from this memory (bytes/s) 5411680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.inst 88853 # Total read bandwidth from this memory (bytes/s) 5511680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.data 377237 # Total read bandwidth from this memory (bytes/s) 5611680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu0.l2cache.prefetcher 470368 # Total read bandwidth from this memory (bytes/s) 5711680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.dtb.walker 2786 # Total read bandwidth from this memory (bytes/s) 5811680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.itb.walker 2088 # Total read bandwidth from this memory (bytes/s) 5911680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.inst 72413 # Total read bandwidth from this memory (bytes/s) 6011680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.data 222412 # Total read bandwidth from this memory (bytes/s) 6111680SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu1.l2cache.prefetcher 325306 # Total read bandwidth from this memory (bytes/s) 6211680SCurtis.Dunham@arm.comsystem.physmem.bw_read::realview.ide 9237 # Total read bandwidth from this memory (bytes/s) 6311680SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 1579922 # Total read bandwidth from this memory (bytes/s) 6411680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu0.inst 88853 # Instruction read bandwidth from this memory (bytes/s) 6511680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu1.inst 72413 # Instruction read bandwidth from this memory (bytes/s) 6611680SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 161265 # Instruction read bandwidth from this memory (bytes/s) 6711680SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 1908807 # Write bandwidth from this memory (bytes/s) 6811353Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu0.data 434 # Write bandwidth from this memory (bytes/s) 6910585Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu1.data 0 # Write bandwidth from this memory (bytes/s) 7011680SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 1909241 # Write bandwidth from this memory (bytes/s) 7111680SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 1908807 # Total bandwidth to/from this memory (bytes/s) 7211680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.dtb.walker 4769 # Total bandwidth to/from this memory (bytes/s) 7311680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.itb.walker 4454 # Total bandwidth to/from this memory (bytes/s) 7411680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.inst 88853 # Total bandwidth to/from this memory (bytes/s) 7511680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.data 377671 # Total bandwidth to/from this memory (bytes/s) 7611680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu0.l2cache.prefetcher 470368 # Total bandwidth to/from this memory (bytes/s) 7711680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.dtb.walker 2786 # Total bandwidth to/from this memory (bytes/s) 7811680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.itb.walker 2088 # Total bandwidth to/from this memory (bytes/s) 7911680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.inst 72413 # Total bandwidth to/from this memory (bytes/s) 8011680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.data 222412 # Total bandwidth to/from this memory (bytes/s) 8111680SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu1.l2cache.prefetcher 325306 # Total bandwidth to/from this memory (bytes/s) 8211680SCurtis.Dunham@arm.comsystem.physmem.bw_total::realview.ide 9237 # Total bandwidth to/from this memory (bytes/s) 8311680SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 3489164 # Total bandwidth to/from this memory (bytes/s) 8411680SCurtis.Dunham@arm.comsystem.physmem.readReqs 1185780 # Number of read requests accepted 8511680SCurtis.Dunham@arm.comsystem.physmem.writeReqs 1415835 # Number of write requests accepted 8611680SCurtis.Dunham@arm.comsystem.physmem.readBursts 1185780 # Number of DRAM read bursts, including those serviced by the write queue 8711680SCurtis.Dunham@arm.comsystem.physmem.writeBursts 1415835 # Number of DRAM write bursts, including those merged in the write queue 8811680SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 75867200 # Total number of bytes read from DRAM 8911680SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 22720 # Total number of bytes read from write queue 9011680SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 90467840 # Total number of bytes written to DRAM 9111680SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 74864536 # Total read bytes from the system interface side 9211680SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 90469288 # Total written bytes from the system interface side 9311680SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 355 # Number of DRAM read bursts serviced by the write queue 9411680SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 2247 # Number of DRAM write bursts merged with an existing one 9511336Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 9611680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 74918 # Per bank write bursts 9711680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 82946 # Per bank write bursts 9811680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 75146 # Per bank write bursts 9911680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 74319 # Per bank write bursts 10011680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 73960 # Per bank write bursts 10111680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 83356 # Per bank write bursts 10211680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 71088 # Per bank write bursts 10311680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 75076 # Per bank write bursts 10411680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 69225 # Per bank write bursts 10511680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 91582 # Per bank write bursts 10611680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 63014 # Per bank write bursts 10711680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 68676 # Per bank write bursts 10811680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 68042 # Per bank write bursts 10911680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 71091 # Per bank write bursts 11011680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 73017 # Per bank write bursts 11111680SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 69969 # Per bank write bursts 11211680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 88621 # Per bank write bursts 11311680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 92960 # Per bank write bursts 11411680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 88280 # Per bank write bursts 11511680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 90026 # Per bank write bursts 11611680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 89701 # Per bank write bursts 11711680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 97248 # Per bank write bursts 11811680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 87218 # Per bank write bursts 11911680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 89230 # Per bank write bursts 12011680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 86326 # Per bank write bursts 12111680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 88636 # Per bank write bursts 12211680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 82100 # Per bank write bursts 12311680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 87622 # Per bank write bursts 12411680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 86001 # Per bank write bursts 12511680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 87485 # Per bank write bursts 12611680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 85741 # Per bank write bursts 12711680SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 86365 # Per bank write bursts 12810515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 12911680SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 51113 # Number of times write queue was full causing retry 13011680SCurtis.Dunham@arm.comsystem.physmem.totGap 47384941205500 # Total gap between requests 13110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 13210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 13310515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 13410827Sandreas.hansson@arm.comsystem.physmem.readPktSize::3 25 # Read request sizes (log2) 13511680SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 21333 # Read request sizes (log2) 13610515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 13711680SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 1164422 # Read request sizes (log2) 13810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 13910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 14010515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 2 # Write request sizes (log2) 14110827Sandreas.hansson@arm.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 14210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 14310515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 14411680SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 1413261 # Write request sizes (log2) 14511680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 492558 # What read queue length does an incoming req see 14611680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 272193 # What read queue length does an incoming req see 14711680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 123866 # What read queue length does an incoming req see 14811680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 77106 # What read queue length does an incoming req see 14911680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 49827 # What read queue length does an incoming req see 15011680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 41505 # What read queue length does an incoming req see 15111680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 37948 # What read queue length does an incoming req see 15211680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 35214 # What read queue length does an incoming req see 15311680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 31591 # What read queue length does an incoming req see 15411680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 9310 # What read queue length does an incoming req see 15511680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 5210 # What read queue length does an incoming req see 15611680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 3059 # What read queue length does an incoming req see 15711680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 1824 # What read queue length does an incoming req see 15811680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 1397 # What read queue length does an incoming req see 15911680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 811 # What read queue length does an incoming req see 16011680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 674 # What read queue length does an incoming req see 16111680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 576 # What read queue length does an incoming req see 16211680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 471 # What read queue length does an incoming req see 16311680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 162 # What read queue length does an incoming req see 16411680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 110 # What read queue length does an incoming req see 16511680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 10 # What read queue length does an incoming req see 16611680SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see 16711606Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 16811606Sandreas.sandberg@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 16911353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 17011353Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 17110628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 17210628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 17310628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 17410628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 17510628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 17610628Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 17710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 17810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 17910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 18010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 18110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 18210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 18310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 18410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 18510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 18610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 18710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 18810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 18910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 19010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 19110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 19211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 22656 # What write queue length does an incoming req see 19311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 26213 # What write queue length does an incoming req see 19411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 37414 # What write queue length does an incoming req see 19511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 43560 # What write queue length does an incoming req see 19611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 48703 # What write queue length does an incoming req see 19711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 53588 # What write queue length does an incoming req see 19811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 59870 # What write queue length does an incoming req see 19911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 65839 # What write queue length does an incoming req see 20011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 71191 # What write queue length does an incoming req see 20111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 73927 # What write queue length does an incoming req see 20211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 78606 # What write queue length does an incoming req see 20311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 82389 # What write queue length does an incoming req see 20411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 81499 # What write queue length does an incoming req see 20511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 83906 # What write queue length does an incoming req see 20611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 89741 # What write queue length does an incoming req see 20711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 97285 # What write queue length does an incoming req see 20811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 86545 # What write queue length does an incoming req see 20911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 80600 # What write queue length does an incoming req see 21011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 8679 # What write queue length does an incoming req see 21111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 5080 # What write queue length does an incoming req see 21211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 3802 # What write queue length does an incoming req see 21311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 2902 # What write queue length does an incoming req see 21411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 2352 # What write queue length does an incoming req see 21511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 2103 # What write queue length does an incoming req see 21611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 1842 # What write queue length does an incoming req see 21711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 1736 # What write queue length does an incoming req see 21811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 1672 # What write queue length does an incoming req see 21911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 1659 # What write queue length does an incoming req see 22011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 1715 # What write queue length does an incoming req see 22111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 1682 # What write queue length does an incoming req see 22211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 1630 # What write queue length does an incoming req see 22311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 1838 # What write queue length does an incoming req see 22411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 1694 # What write queue length does an incoming req see 22511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 1790 # What write queue length does an incoming req see 22611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 1915 # What write queue length does an incoming req see 22711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 1936 # What write queue length does an incoming req see 22811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 2089 # What write queue length does an incoming req see 22911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 2158 # What write queue length does an incoming req see 23011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 2578 # What write queue length does an incoming req see 23111680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 2909 # What write queue length does an incoming req see 23211680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 3105 # What write queue length does an incoming req see 23311680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 3321 # What write queue length does an incoming req see 23411680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 3357 # What write queue length does an incoming req see 23511680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 3394 # What write queue length does an incoming req see 23611680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 4009 # What write queue length does an incoming req see 23711680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 5197 # What write queue length does an incoming req see 23811680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 6401 # What write queue length does an incoming req see 23911680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 25051 # What write queue length does an incoming req see 24011680SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 120445 # What write queue length does an incoming req see 24111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 1083045 # Bytes accessed per row activation 24211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 153.580618 # Bytes accessed per row activation 24311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 102.695829 # Bytes accessed per row activation 24411680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 199.684011 # Bytes accessed per row activation 24511680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 694535 64.13% 64.13% # Bytes accessed per row activation 24611680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 223527 20.64% 84.77% # Bytes accessed per row activation 24711680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 61545 5.68% 90.45% # Bytes accessed per row activation 24811680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 27125 2.50% 92.95% # Bytes accessed per row activation 24911680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 21919 2.02% 94.98% # Bytes accessed per row activation 25011680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 12312 1.14% 96.11% # Bytes accessed per row activation 25111680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 8465 0.78% 96.90% # Bytes accessed per row activation 25211680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 6818 0.63% 97.53% # Bytes accessed per row activation 25311680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 26799 2.47% 100.00% # Bytes accessed per row activation 25411680SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 1083045 # Bytes accessed per row activation 25511680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 67614 # Reads before turning the bus around for writes 25611680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 17.532168 # Reads before turning the bus around for writes 25711680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 68.484066 # Reads before turning the bus around for writes 25811680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-511 67610 99.99% 99.99% # Reads before turning the bus around for writes 25911680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::512-1023 2 0.00% 100.00% # Reads before turning the bus around for writes 26011353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::10240-10751 1 0.00% 100.00% # Reads before turning the bus around for writes 26111353Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::13824-14335 1 0.00% 100.00% # Reads before turning the bus around for writes 26211680SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 67614 # Reads before turning the bus around for writes 26311680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 67614 # Writes before turning the bus around for reads 26411680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 20.906321 # Writes before turning the bus around for reads 26511680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 17.453992 # Writes before turning the bus around for reads 26611680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 533.973047 # Writes before turning the bus around for reads 26711680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::0-2047 67611 100.00% 100.00% # Writes before turning the bus around for reads 26811680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::12288-14335 1 0.00% 100.00% # Writes before turning the bus around for reads 26911680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::43008-45055 1 0.00% 100.00% # Writes before turning the bus around for reads 27011680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::129024-131071 1 0.00% 100.00% # Writes before turning the bus around for reads 27111680SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 67614 # Writes before turning the bus around for reads 27211680SCurtis.Dunham@arm.comsystem.physmem.totQLat 72498378118 # Total ticks spent queuing 27311680SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 94725096868 # Total ticks spent from burst creation until serviced by the DRAM 27411680SCurtis.Dunham@arm.comsystem.physmem.totBusLat 5927125000 # Total ticks spent in databus transfers 27511680SCurtis.Dunham@arm.comsystem.physmem.avgQLat 61158.13 # Average queueing delay per DRAM burst 27610515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 27711680SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 79908.13 # Average memory access latency per DRAM burst 27811680SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 1.60 # Average DRAM read bandwidth in MiByte/s 27911680SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 1.91 # Average achieved write bandwidth in MiByte/s 28011680SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 1.58 # Average system read bandwidth in MiByte/s 28111680SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 1.91 # Average system write bandwidth in MiByte/s 28210515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 28311570SCurtis.Dunham@arm.comsystem.physmem.busUtil 0.03 # Data bus utilization in percentage 28411353Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads 28511441Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 28611680SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.24 # Average read queue length when enqueuing 28711680SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 24.94 # Average write queue length when enqueuing 28811680SCurtis.Dunham@arm.comsystem.physmem.readRowHits 894792 # Number of row buffer hits during reads 28911680SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 621147 # Number of row buffer hits during writes 29011680SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 75.48 # Row buffer hit rate for reads 29111680SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 43.94 # Row buffer hit rate for writes 29211680SCurtis.Dunham@arm.comsystem.physmem.avgGap 18213663.90 # Average gap between requests 29311680SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 58.33 # Row buffer hit rate, read and write combined 29411680SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 4041154320 # Energy for activate commands per rank (pJ) 29511680SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 2147920665 # Energy for precharge commands per rank (pJ) 29611680SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 4361176260 # Energy for read commands per rank (pJ) 29711680SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 3775542480 # Energy for write commands per rank (pJ) 29811680SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 33222521280.000008 # Energy for refresh commands per rank (pJ) 29911680SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 42262106220 # Energy for active background per rank (pJ) 30011680SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 1577144160 # Energy for precharge background per rank (pJ) 30111680SCurtis.Dunham@arm.comsystem.physmem_0.actPowerDownEnergy 67404809070 # Energy for active power-down per rank (pJ) 30211680SCurtis.Dunham@arm.comsystem.physmem_0.prePowerDownEnergy 44351104800 # Energy for precharge power-down per rank (pJ) 30311680SCurtis.Dunham@arm.comsystem.physmem_0.selfRefreshEnergy 11290594038405 # Energy for self refresh per rank (pJ) 30411680SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 11493753562350 # Total energy per rank (pJ) 30511680SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 242.561305 # Core power per rank (mW) 30611680SCurtis.Dunham@arm.comsystem.physmem_0.totalIdleTime 47288119152834 # Total Idle time Per DRAM Rank 30711680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 2641670410 # Time in different power states 30811680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 14105156000 # Time in different power states 30911680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::SREF 47024804557250 # Time in different power states 31011680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 115497548988 # Time in different power states 31111680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 80076687506 # Time in different power states 31211680SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 147817098846 # Time in different power states 31311680SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 3691794120 # Energy for activate commands per rank (pJ) 31411680SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 1962235110 # Energy for precharge commands per rank (pJ) 31511680SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 4102758240 # Energy for read commands per rank (pJ) 31611680SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 3603240720 # Energy for write commands per rank (pJ) 31711680SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 31839581280.000008 # Energy for refresh commands per rank (pJ) 31811680SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 42875044890 # Energy for active background per rank (pJ) 31911680SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 1564584000 # Energy for precharge background per rank (pJ) 32011680SCurtis.Dunham@arm.comsystem.physmem_1.actPowerDownEnergy 59886050220 # Energy for active power-down per rank (pJ) 32111680SCurtis.Dunham@arm.comsystem.physmem_1.prePowerDownEnergy 43118785440 # Energy for precharge power-down per rank (pJ) 32211680SCurtis.Dunham@arm.comsystem.physmem_1.selfRefreshEnergy 11295073117425 # Energy for self refresh per rank (pJ) 32311680SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 11487733544595 # Total energy per rank (pJ) 32411680SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 242.434260 # Core power per rank (mW) 32511680SCurtis.Dunham@arm.comsystem.physmem_1.totalIdleTime 47286801320918 # Total Idle time Per DRAM Rank 32611680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 2657158504 # Time in different power states 32711680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 13520630000 # Time in different power states 32811680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::SREF 47043190241000 # Time in different power states 32911680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 112288389331 # Time in different power states 33011680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 81956603828 # Time in different power states 33111680SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 131329696337 # Time in different power states 33211680SCurtis.Dunham@arm.comsystem.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 33311201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu0.inst 368 # Number of bytes read from this memory 33410576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory 33510576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu1.inst 144 # Number of bytes read from this memory 33610576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory 33711201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_read::total 556 # Number of bytes read from this memory 33811201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::cpu0.inst 368 # Number of instructions bytes read from this memory 33910576Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::cpu1.inst 144 # Number of instructions bytes read from this memory 34011201Sandreas.hansson@arm.comsystem.realview.nvmem.bytes_inst_read::total 512 # Number of instructions bytes read from this memory 34111201Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu0.inst 23 # Number of read requests responded to by this memory 34210576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory 34310576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu1.inst 9 # Number of read requests responded to by this memory 34410576Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory 34511201Sandreas.hansson@arm.comsystem.realview.nvmem.num_reads::total 38 # Number of read requests responded to by this memory 34610576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu0.inst 8 # Total read bandwidth from this memory (bytes/s) 34710576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s) 34810576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu1.inst 3 # Total read bandwidth from this memory (bytes/s) 34910576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s) 35010576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_read::total 12 # Total read bandwidth from this memory (bytes/s) 35110576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::cpu0.inst 8 # Instruction read bandwidth from this memory (bytes/s) 35210576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::cpu1.inst 3 # Instruction read bandwidth from this memory (bytes/s) 35310576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_inst_read::total 11 # Instruction read bandwidth from this memory (bytes/s) 35410576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu0.inst 8 # Total bandwidth to/from this memory (bytes/s) 35510576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s) 35610576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu1.inst 3 # Total bandwidth to/from this memory (bytes/s) 35710576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s) 35810576Sandreas.hansson@arm.comsystem.realview.nvmem.bw_total::total 12 # Total bandwidth to/from this memory (bytes/s) 35911680SCurtis.Dunham@arm.comsystem.realview.vram.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 36011680SCurtis.Dunham@arm.comsystem.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 36111680SCurtis.Dunham@arm.comsystem.bridge.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 36210576Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 36310576Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 36410576Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 36510576Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes. 36610576Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes. 36710576Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1670 # Number of DMA write transactions. 36811680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.lookups 139745078 # Number of BP lookups 36911680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.condPredicted 92256746 # Number of conditional branches predicted 37011680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.condIncorrect 6767345 # Number of conditional branches incorrect 37111680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.BTBLookups 98774130 # Number of BTB lookups 37211680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.BTBHits 61692324 # Number of BTB hits 37310576Sandreas.hansson@arm.comsystem.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 37411680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.BTBHitPct 62.457978 # BTB Hit Percentage 37511680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.usedRAS 19130272 # Number of times the RAS was used to get a target. 37611680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.RASInCorrect 187780 # Number of incorrect RAS predictions. 37711680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.indirectLookups 4236971 # Number of indirect predictor lookups. 37811680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.indirectHits 2716946 # Number of indirect target hits. 37911680SCurtis.Dunham@arm.comsystem.cpu0.branchPred.indirectMisses 1520025 # Number of indirect misses. 38011680SCurtis.Dunham@arm.comsystem.cpu0.branchPredindirectMispredicted 386103 # Number of mispredicted indirect branches. 38110515SAli.Saidi@ARM.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 38211680SCurtis.Dunham@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 38310628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 38410628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38510628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38610628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 38710628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 38810628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 38910628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39010628Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 39110576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 39210576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 39310576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 39410576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 39510576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 39610576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 39710576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 39810576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 39910576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40010576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 40110576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 40210576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 40310576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 40410576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 40510576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 40610576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 40710576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 40810576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 40910576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 41010576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 41110576Sandreas.hansson@arm.comsystem.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 41211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 41311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walks 642249 # Table walker walks requested 41411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksLong 642249 # Table walker walks initiated with long descriptors 41511680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level2 14371 # Level at which table walker walks with long descriptors terminate 41611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksLongTerminationLevel::Level3 105891 # Level at which table walker walks with long descriptors terminate 41711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksSquashedBefore 311173 # Table walks squashed before starting 41811680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::samples 331076 # Table walker wait (enqueue to first request) latency 41911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::mean 2394.451727 # Table walker wait (enqueue to first request) latency 42011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::stdev 14284.464178 # Table walker wait (enqueue to first request) latency 42111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::0-65535 328283 99.16% 99.16% # Table walker wait (enqueue to first request) latency 42211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::65536-131071 2041 0.62% 99.77% # Table walker wait (enqueue to first request) latency 42311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::131072-196607 492 0.15% 99.92% # Table walker wait (enqueue to first request) latency 42411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::196608-262143 140 0.04% 99.96% # Table walker wait (enqueue to first request) latency 42511680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::262144-327679 44 0.01% 99.98% # Table walker wait (enqueue to first request) latency 42611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::327680-393215 49 0.01% 99.99% # Table walker wait (enqueue to first request) latency 42711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::393216-458751 5 0.00% 99.99% # Table walker wait (enqueue to first request) latency 42811680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::458752-524287 3 0.00% 99.99% # Table walker wait (enqueue to first request) latency 42911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::524288-589823 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::589824-655359 15 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::655360-720895 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 43211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkWaitTime::total 331076 # Table walker wait (enqueue to first request) latency 43311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::samples 352054 # Table walker service (enqueue to completion) latency 43411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::mean 21918.096372 # Table walker service (enqueue to completion) latency 43511680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::gmean 18874.221671 # Table walker service (enqueue to completion) latency 43611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::stdev 17893.290078 # Table walker service (enqueue to completion) latency 43711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::0-65535 347548 98.72% 98.72% # Table walker service (enqueue to completion) latency 43811680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::65536-131071 2975 0.85% 99.57% # Table walker service (enqueue to completion) latency 43911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::131072-196607 632 0.18% 99.74% # Table walker service (enqueue to completion) latency 44011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::196608-262143 594 0.17% 99.91% # Table walker service (enqueue to completion) latency 44111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::262144-327679 153 0.04% 99.96% # Table walker service (enqueue to completion) latency 44211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::327680-393215 118 0.03% 99.99% # Table walker service (enqueue to completion) latency 44311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::393216-458751 25 0.01% 100.00% # Table walker service (enqueue to completion) latency 44411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::458752-524287 5 0.00% 100.00% # Table walker service (enqueue to completion) latency 44511606Sandreas.sandberg@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::524288-589823 4 0.00% 100.00% # Table walker service (enqueue to completion) latency 44611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkCompletionTime::total 352054 # Table walker service (enqueue to completion) latency 44711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::samples 539733877528 # Table walker pending requests distribution 44811680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::mean 0.599244 # Table walker pending requests distribution 44911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::stdev 0.552867 # Table walker pending requests distribution 45011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::0-1 538149503028 99.71% 99.71% # Table walker pending requests distribution 45111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::2-3 904434000 0.17% 99.87% # Table walker pending requests distribution 45211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::4-5 320975500 0.06% 99.93% # Table walker pending requests distribution 45311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::6-7 139201000 0.03% 99.96% # Table walker pending requests distribution 45411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::8-9 110066000 0.02% 99.98% # Table walker pending requests distribution 45511680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::10-11 60836000 0.01% 99.99% # Table walker pending requests distribution 45611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::12-13 22060500 0.00% 100.00% # Table walker pending requests distribution 45711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::14-15 25840500 0.00% 100.00% # Table walker pending requests distribution 45811680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::16-17 959500 0.00% 100.00% # Table walker pending requests distribution 45911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::18-19 1500 0.00% 100.00% # Table walker pending requests distribution 46011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walksPending::total 539733877528 # Table walker pending requests distribution 46111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkPageSizes::4K 105891 88.05% 88.05% # Table walker page sizes translated 46211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkPageSizes::2M 14371 11.95% 100.00% # Table walker page sizes translated 46311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkPageSizes::total 120262 # Table walker page sizes translated 46411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 642249 # Table walker requests started/completed, data/inst 46510628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 46611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Requested::total 642249 # Table walker requests started/completed, data/inst 46711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 120262 # Table walker requests started/completed, data/inst 46810628Sandreas.hansson@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 46911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin_Completed::total 120262 # Table walker requests started/completed, data/inst 47011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.walker.walkRequestOrigin::total 762511 # Table walker requests started/completed, data/inst 47110576Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_hits 0 # ITB inst hits 47210576Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_misses 0 # ITB inst misses 47311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.read_hits 102850435 # DTB read hits 47411680SCurtis.Dunham@arm.comsystem.cpu0.dtb.read_misses 467880 # DTB read misses 47511680SCurtis.Dunham@arm.comsystem.cpu0.dtb.write_hits 83320332 # DTB write hits 47611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.write_misses 174369 # DTB write misses 47711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_tlb 16 # Number of times complete TLB was flushed 47810576Sandreas.hansson@arm.comsystem.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 47911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_tlb_mva_asid 45792 # Number of times TLB was flushed by MVA & ASID 48011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_tlb_asid 1079 # Number of times TLB was flushed by ASID 48111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.flush_entries 42516 # Number of entries that have been flushed from TLB 48211680SCurtis.Dunham@arm.comsystem.cpu0.dtb.align_faults 599 # Number of TLB faults due to alignment restrictions 48311680SCurtis.Dunham@arm.comsystem.cpu0.dtb.prefetch_faults 7036 # Number of TLB faults due to prefetch 48410576Sandreas.hansson@arm.comsystem.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 48511680SCurtis.Dunham@arm.comsystem.cpu0.dtb.perms_faults 38961 # Number of TLB faults due to permissions restrictions 48611680SCurtis.Dunham@arm.comsystem.cpu0.dtb.read_accesses 103318315 # DTB read accesses 48711680SCurtis.Dunham@arm.comsystem.cpu0.dtb.write_accesses 83494701 # DTB write accesses 48810576Sandreas.hansson@arm.comsystem.cpu0.dtb.inst_accesses 0 # ITB inst accesses 48911680SCurtis.Dunham@arm.comsystem.cpu0.dtb.hits 186170767 # DTB hits 49011680SCurtis.Dunham@arm.comsystem.cpu0.dtb.misses 642249 # DTB misses 49111680SCurtis.Dunham@arm.comsystem.cpu0.dtb.accesses 186813016 # DTB accesses 49211680SCurtis.Dunham@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 49310628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 49410628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 49510628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 49610628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 49710628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 49810628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 49910628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 50010628Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 50110576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 50210576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 50310576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 50410576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 50510576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 50610576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 50710576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 50810576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 50910576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 51010576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 51110576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 51210576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 51310576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 51410576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 51510576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 51610576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 51710576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 51810576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 51910576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits 52010576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses 52110576Sandreas.hansson@arm.comsystem.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 52211680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 52311680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walks 84160 # Table walker walks requested 52411680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksLong 84160 # Table walker walks initiated with long descriptors 52511680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level2 1044 # Level at which table walker walks with long descriptors terminate 52611680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksLongTerminationLevel::Level3 58792 # Level at which table walker walks with long descriptors terminate 52711680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksSquashedBefore 10193 # Table walks squashed before starting 52811680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::samples 73967 # Table walker wait (enqueue to first request) latency 52911680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::mean 1726.006192 # Table walker wait (enqueue to first request) latency 53011680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::stdev 15527.215020 # Table walker wait (enqueue to first request) latency 53111680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::0-65535 73402 99.24% 99.24% # Table walker wait (enqueue to first request) latency 53211680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::65536-131071 457 0.62% 99.85% # Table walker wait (enqueue to first request) latency 53311680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::131072-196607 56 0.08% 99.93% # Table walker wait (enqueue to first request) latency 53411680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::196608-262143 12 0.02% 99.95% # Table walker wait (enqueue to first request) latency 53511680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::262144-327679 7 0.01% 99.96% # Table walker wait (enqueue to first request) latency 53611680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::327680-393215 9 0.01% 99.97% # Table walker wait (enqueue to first request) latency 53711680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::393216-458751 1 0.00% 99.97% # Table walker wait (enqueue to first request) latency 53811680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::524288-589823 1 0.00% 99.97% # Table walker wait (enqueue to first request) latency 53911680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::589824-655359 22 0.03% 100.00% # Table walker wait (enqueue to first request) latency 54011680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkWaitTime::total 73967 # Table walker wait (enqueue to first request) latency 54111680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::samples 70029 # Table walker service (enqueue to completion) latency 54211680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::mean 27234.188693 # Table walker service (enqueue to completion) latency 54311680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::gmean 23423.171681 # Table walker service (enqueue to completion) latency 54411680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::stdev 26401.977199 # Table walker service (enqueue to completion) latency 54511680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::0-65535 67612 96.55% 96.55% # Table walker service (enqueue to completion) latency 54611680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::65536-131071 1634 2.33% 98.88% # Table walker service (enqueue to completion) latency 54711680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::131072-196607 479 0.68% 99.57% # Table walker service (enqueue to completion) latency 54811680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::196608-262143 184 0.26% 99.83% # Table walker service (enqueue to completion) latency 54911680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::262144-327679 51 0.07% 99.90% # Table walker service (enqueue to completion) latency 55011680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::327680-393215 27 0.04% 99.94% # Table walker service (enqueue to completion) latency 55111680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::393216-458751 16 0.02% 99.96% # Table walker service (enqueue to completion) latency 55211680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::524288-589823 4 0.01% 99.97% # Table walker service (enqueue to completion) latency 55311680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::589824-655359 21 0.03% 100.00% # Table walker service (enqueue to completion) latency 55411680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::720896-786431 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 55511680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkCompletionTime::total 70029 # Table walker service (enqueue to completion) latency 55611680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::samples 423766533036 # Table walker pending requests distribution 55711680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::mean 0.875739 # Table walker pending requests distribution 55811680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::stdev 0.330248 # Table walker pending requests distribution 55911680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::0 52705402108 12.44% 12.44% # Table walker pending requests distribution 56011680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::1 371016436928 87.55% 99.99% # Table walker pending requests distribution 56111680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::2 42131000 0.01% 100.00% # Table walker pending requests distribution 56211680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::3 1939000 0.00% 100.00% # Table walker pending requests distribution 56311680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::4 624000 0.00% 100.00% # Table walker pending requests distribution 56411680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walksPending::total 423766533036 # Table walker pending requests distribution 56511680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkPageSizes::4K 58792 98.26% 98.26% # Table walker page sizes translated 56611680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkPageSizes::2M 1044 1.74% 100.00% # Table walker page sizes translated 56711680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkPageSizes::total 59836 # Table walker page sizes translated 56810628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 56911680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 84160 # Table walker requests started/completed, data/inst 57011680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Requested::total 84160 # Table walker requests started/completed, data/inst 57110628Sandreas.hansson@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 57211680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 59836 # Table walker requests started/completed, data/inst 57311680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin_Completed::total 59836 # Table walker requests started/completed, data/inst 57411680SCurtis.Dunham@arm.comsystem.cpu0.itb.walker.walkRequestOrigin::total 143996 # Table walker requests started/completed, data/inst 57511680SCurtis.Dunham@arm.comsystem.cpu0.itb.inst_hits 220066677 # ITB inst hits 57611680SCurtis.Dunham@arm.comsystem.cpu0.itb.inst_misses 84160 # ITB inst misses 57710576Sandreas.hansson@arm.comsystem.cpu0.itb.read_hits 0 # DTB read hits 57810576Sandreas.hansson@arm.comsystem.cpu0.itb.read_misses 0 # DTB read misses 57910576Sandreas.hansson@arm.comsystem.cpu0.itb.write_hits 0 # DTB write hits 58010576Sandreas.hansson@arm.comsystem.cpu0.itb.write_misses 0 # DTB write misses 58111680SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_tlb 16 # Number of times complete TLB was flushed 58210576Sandreas.hansson@arm.comsystem.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 58311680SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_tlb_mva_asid 45792 # Number of times TLB was flushed by MVA & ASID 58411680SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_tlb_asid 1079 # Number of times TLB was flushed by ASID 58511680SCurtis.Dunham@arm.comsystem.cpu0.itb.flush_entries 30584 # Number of entries that have been flushed from TLB 58610576Sandreas.hansson@arm.comsystem.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 58710576Sandreas.hansson@arm.comsystem.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 58810576Sandreas.hansson@arm.comsystem.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 58911680SCurtis.Dunham@arm.comsystem.cpu0.itb.perms_faults 203568 # Number of TLB faults due to permissions restrictions 59010576Sandreas.hansson@arm.comsystem.cpu0.itb.read_accesses 0 # DTB read accesses 59110576Sandreas.hansson@arm.comsystem.cpu0.itb.write_accesses 0 # DTB write accesses 59211680SCurtis.Dunham@arm.comsystem.cpu0.itb.inst_accesses 220150837 # ITB inst accesses 59311680SCurtis.Dunham@arm.comsystem.cpu0.itb.hits 220066677 # DTB hits 59411680SCurtis.Dunham@arm.comsystem.cpu0.itb.misses 84160 # DTB misses 59511680SCurtis.Dunham@arm.comsystem.cpu0.itb.accesses 220150837 # DTB accesses 59611680SCurtis.Dunham@arm.comsystem.cpu0.numPwrStateTransitions 10070 # Number of power state transitions 59711680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::samples 5035 # Distribution of time spent in the clock gated state 59811680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::mean 9333517887.918768 # Distribution of time spent in the clock gated state 59911680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::stdev 154504325024.809692 # Distribution of time spent in the clock gated state 60011680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::underflows 3827 76.01% 76.01% # Distribution of time spent in the clock gated state 60111680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::1000-5e+10 1181 23.46% 99.46% # Distribution of time spent in the clock gated state 60211680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::5e+10-1e+11 7 0.14% 99.60% # Distribution of time spent in the clock gated state 60311680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::1e+11-1.5e+11 1 0.02% 99.62% # Distribution of time spent in the clock gated state 60411680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::2e+11-2.5e+11 3 0.06% 99.68% # Distribution of time spent in the clock gated state 60511680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::3.5e+11-4e+11 1 0.02% 99.70% # Distribution of time spent in the clock gated state 60611680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::4.5e+11-5e+11 1 0.02% 99.72% # Distribution of time spent in the clock gated state 60711680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::6.5e+11-7e+11 1 0.02% 99.74% # Distribution of time spent in the clock gated state 60811680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::overflows 13 0.26% 100.00% # Distribution of time spent in the clock gated state 60911680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state 61011680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::max_value 6914082505000 # Distribution of time spent in the clock gated state 61111680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateClkGateDist::total 5035 # Distribution of time spent in the clock gated state 61211680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateResidencyTicks::ON 390680153329 # Cumulative time (in ticks) in various power states 61311680SCurtis.Dunham@arm.comsystem.cpu0.pwrStateResidencyTicks::CLK_GATED 46994262565671 # Cumulative time (in ticks) in various power states 61411680SCurtis.Dunham@arm.comsystem.cpu0.numCycles 781361530 # number of cpu cycles simulated 61510576Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsStarted 0 # number of work items this cpu started 61610576Sandreas.hansson@arm.comsystem.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed 61711680SCurtis.Dunham@arm.comsystem.cpu0.fetch.icacheStallCycles 89977379 # Number of cycles fetch is stalled on an Icache miss 61811680SCurtis.Dunham@arm.comsystem.cpu0.fetch.Insts 618690334 # Number of instructions fetch has processed 61911680SCurtis.Dunham@arm.comsystem.cpu0.fetch.Branches 139745078 # Number of branches that fetch encountered 62011680SCurtis.Dunham@arm.comsystem.cpu0.fetch.predictedBranches 83539542 # Number of branches that fetch has predicted taken 62111680SCurtis.Dunham@arm.comsystem.cpu0.fetch.Cycles 647313928 # Number of cycles fetch has run and was not squashing or blocked 62211680SCurtis.Dunham@arm.comsystem.cpu0.fetch.SquashCycles 14578052 # Number of cycles fetch has spent squashing 62311680SCurtis.Dunham@arm.comsystem.cpu0.fetch.TlbCycles 1993554 # Number of cycles fetch has spent waiting for tlb 62411680SCurtis.Dunham@arm.comsystem.cpu0.fetch.MiscStallCycles 302966 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 62511680SCurtis.Dunham@arm.comsystem.cpu0.fetch.PendingTrapStallCycles 5990682 # Number of stall cycles due to pending traps 62611680SCurtis.Dunham@arm.comsystem.cpu0.fetch.PendingQuiesceStallCycles 771527 # Number of stall cycles due to pending quiesce instructions 62711680SCurtis.Dunham@arm.comsystem.cpu0.fetch.IcacheWaitRetryStallCycles 852599 # Number of stall cycles due to full MSHR 62811680SCurtis.Dunham@arm.comsystem.cpu0.fetch.CacheLines 219863904 # Number of cache lines fetched 62911680SCurtis.Dunham@arm.comsystem.cpu0.fetch.IcacheSquashes 1701332 # Number of outstanding Icache misses that were squashed 63011680SCurtis.Dunham@arm.comsystem.cpu0.fetch.ItlbSquashes 27447 # Number of outstanding ITLB misses that were squashed 63111680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::samples 754491661 # Number of instructions fetched each cycle (Total) 63211680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::mean 0.959990 # Number of instructions fetched each cycle (Total) 63311680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::stdev 1.215112 # Number of instructions fetched each cycle (Total) 63410576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 63511680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::0 407421945 54.00% 54.00% # Number of instructions fetched each cycle (Total) 63611680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::1 135112889 17.91% 71.91% # Number of instructions fetched each cycle (Total) 63711680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::2 46679176 6.19% 78.09% # Number of instructions fetched each cycle (Total) 63811680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::3 165277651 21.91% 100.00% # Number of instructions fetched each cycle (Total) 63910576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 64010576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 64110576Sandreas.hansson@arm.comsystem.cpu0.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 64211680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rateDist::total 754491661 # Number of instructions fetched each cycle (Total) 64311680SCurtis.Dunham@arm.comsystem.cpu0.fetch.branchRate 0.178848 # Number of branch fetches per cycle 64411680SCurtis.Dunham@arm.comsystem.cpu0.fetch.rate 0.791811 # Number of inst fetches per cycle 64511680SCurtis.Dunham@arm.comsystem.cpu0.decode.IdleCycles 107863691 # Number of cycles decode is idle 64611680SCurtis.Dunham@arm.comsystem.cpu0.decode.BlockedCycles 373653702 # Number of cycles decode is blocked 64711680SCurtis.Dunham@arm.comsystem.cpu0.decode.RunCycles 228590583 # Number of cycles decode is running 64811680SCurtis.Dunham@arm.comsystem.cpu0.decode.UnblockCycles 39162463 # Number of cycles decode is unblocking 64911680SCurtis.Dunham@arm.comsystem.cpu0.decode.SquashCycles 5221222 # Number of cycles decode is squashing 65011680SCurtis.Dunham@arm.comsystem.cpu0.decode.BranchResolved 20030707 # Number of times decode resolved a branch 65111680SCurtis.Dunham@arm.comsystem.cpu0.decode.BranchMispred 2107727 # Number of times decode detected a branch misprediction 65211680SCurtis.Dunham@arm.comsystem.cpu0.decode.DecodedInsts 640747867 # Number of instructions handled by decode 65311680SCurtis.Dunham@arm.comsystem.cpu0.decode.SquashedInsts 23352656 # Number of squashed instructions handled by decode 65411680SCurtis.Dunham@arm.comsystem.cpu0.rename.SquashCycles 5221222 # Number of cycles rename is squashing 65511680SCurtis.Dunham@arm.comsystem.cpu0.rename.IdleCycles 144093047 # Number of cycles rename is idle 65611680SCurtis.Dunham@arm.comsystem.cpu0.rename.BlockCycles 59069591 # Number of cycles rename is blocking 65711680SCurtis.Dunham@arm.comsystem.cpu0.rename.serializeStallCycles 244366962 # count of cycles rename stalled for serializing inst 65811680SCurtis.Dunham@arm.comsystem.cpu0.rename.RunCycles 230957488 # Number of cycles rename is running 65911680SCurtis.Dunham@arm.comsystem.cpu0.rename.UnblockCycles 70783351 # Number of cycles rename is unblocking 66011680SCurtis.Dunham@arm.comsystem.cpu0.rename.RenamedInsts 623359263 # Number of instructions processed by rename 66111680SCurtis.Dunham@arm.comsystem.cpu0.rename.SquashedInsts 6158447 # Number of squashed instructions processed by rename 66211680SCurtis.Dunham@arm.comsystem.cpu0.rename.ROBFullEvents 11021555 # Number of times rename has blocked due to ROB full 66311680SCurtis.Dunham@arm.comsystem.cpu0.rename.IQFullEvents 440656 # Number of times rename has blocked due to IQ full 66411680SCurtis.Dunham@arm.comsystem.cpu0.rename.LQFullEvents 940490 # Number of times rename has blocked due to LQ full 66511680SCurtis.Dunham@arm.comsystem.cpu0.rename.SQFullEvents 33921586 # Number of times rename has blocked due to SQ full 66611680SCurtis.Dunham@arm.comsystem.cpu0.rename.FullRegisterEvents 11494 # Number of times there has been no free registers 66711680SCurtis.Dunham@arm.comsystem.cpu0.rename.RenamedOperands 594689945 # Number of destination operands rename has renamed 66811680SCurtis.Dunham@arm.comsystem.cpu0.rename.RenameLookups 962815337 # Number of register rename lookups that rename has made 66911680SCurtis.Dunham@arm.comsystem.cpu0.rename.int_rename_lookups 736259751 # Number of integer rename lookups 67011680SCurtis.Dunham@arm.comsystem.cpu0.rename.fp_rename_lookups 682623 # Number of floating rename lookups 67111680SCurtis.Dunham@arm.comsystem.cpu0.rename.CommittedMaps 536299590 # Number of HB maps that are committed 67211680SCurtis.Dunham@arm.comsystem.cpu0.rename.UndoneMaps 58390349 # Number of HB maps that are undone due to squashing 67311680SCurtis.Dunham@arm.comsystem.cpu0.rename.serializingInsts 16178274 # count of serializing insts renamed 67411680SCurtis.Dunham@arm.comsystem.cpu0.rename.tempSerializingInsts 14135285 # count of temporary serializing insts renamed 67511680SCurtis.Dunham@arm.comsystem.cpu0.rename.skidInsts 78489785 # count of insts added to the skid buffer 67611680SCurtis.Dunham@arm.comsystem.cpu0.memDep0.insertedLoads 102915286 # Number of loads inserted to the mem dependence unit. 67711680SCurtis.Dunham@arm.comsystem.cpu0.memDep0.insertedStores 86617273 # Number of stores inserted to the mem dependence unit. 67811680SCurtis.Dunham@arm.comsystem.cpu0.memDep0.conflictingLoads 9593817 # Number of conflicting loads. 67911680SCurtis.Dunham@arm.comsystem.cpu0.memDep0.conflictingStores 8133429 # Number of conflicting stores. 68011680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqInstsAdded 600294247 # Number of instructions added to the IQ (excludes non-spec) 68111680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqNonSpecInstsAdded 16347683 # Number of non-speculative instructions added to the IQ 68211680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqInstsIssued 605471525 # Number of instructions issued 68311680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqSquashedInstsIssued 2720884 # Number of squashed instructions issued 68411680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqSquashedInstsExamined 54918264 # Number of squashed instructions iterated over during squash; mainly for profiling 68511680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqSquashedOperandsExamined 35662191 # Number of squashed operands that are examined and possibly removed from graph 68611680SCurtis.Dunham@arm.comsystem.cpu0.iq.iqSquashedNonSpecRemoved 285806 # Number of squashed non-spec instructions that were removed 68711680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::samples 754491661 # Number of insts issued each cycle 68811680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::mean 0.802489 # Number of insts issued each cycle 68911680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::stdev 1.061507 # Number of insts issued each cycle 69010576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 69111680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::0 423297632 56.10% 56.10% # Number of insts issued each cycle 69211680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::1 139867580 18.54% 74.64% # Number of insts issued each cycle 69311680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::2 116427415 15.43% 90.07% # Number of insts issued each cycle 69411680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::3 66852551 8.86% 98.93% # Number of insts issued each cycle 69511680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::4 8040953 1.07% 100.00% # Number of insts issued each cycle 69611680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::5 5530 0.00% 100.00% # Number of insts issued each cycle 69710726Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 69810576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 69910576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 70010576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 70110576Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 70210726Sandreas.hansson@arm.comsystem.cpu0.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 70311680SCurtis.Dunham@arm.comsystem.cpu0.iq.issued_per_cycle::total 754491661 # Number of insts issued each cycle 70410576Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 70511680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::IntAlu 62202700 45.10% 45.10% # attempts to use FU when none available 70611680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::IntMult 65869 0.05% 45.14% # attempts to use FU when none available 70711680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::IntDiv 12866 0.01% 45.15% # attempts to use FU when none available 70811680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::FloatAdd 0 0.00% 45.15% # attempts to use FU when none available 70911680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::FloatCmp 0 0.00% 45.15% # attempts to use FU when none available 71011680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::FloatCvt 0 0.00% 45.15% # attempts to use FU when none available 71111680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::FloatMult 0 0.00% 45.15% # attempts to use FU when none available 71211680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::FloatDiv 0 0.00% 45.15% # attempts to use FU when none available 71311680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::FloatSqrt 0 0.00% 45.15% # attempts to use FU when none available 71411680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdAdd 0 0.00% 45.15% # attempts to use FU when none available 71511680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 45.15% # attempts to use FU when none available 71611680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdAlu 0 0.00% 45.15% # attempts to use FU when none available 71711680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdCmp 0 0.00% 45.15% # attempts to use FU when none available 71811680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdCvt 0 0.00% 45.15% # attempts to use FU when none available 71911680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdMisc 0 0.00% 45.15% # attempts to use FU when none available 72011680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdMult 0 0.00% 45.15% # attempts to use FU when none available 72111680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 45.15% # attempts to use FU when none available 72211680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdShift 0 0.00% 45.15% # attempts to use FU when none available 72311680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 45.15% # attempts to use FU when none available 72411680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdSqrt 0 0.00% 45.15% # attempts to use FU when none available 72511680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 45.15% # attempts to use FU when none available 72611680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 45.15% # attempts to use FU when none available 72711680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 45.15% # attempts to use FU when none available 72811680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 45.15% # attempts to use FU when none available 72911680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 45.15% # attempts to use FU when none available 73011680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatMisc 27 0.00% 45.15% # attempts to use FU when none available 73111680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 45.15% # attempts to use FU when none available 73211680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 45.15% # attempts to use FU when none available 73311680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 45.15% # attempts to use FU when none available 73411680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::MemRead 36951420 26.79% 71.94% # attempts to use FU when none available 73511680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_full::MemWrite 38701650 28.06% 100.00% # attempts to use FU when none available 73610576Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 73710576Sandreas.hansson@arm.comsystem.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 73811680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::No_OpClass 51 0.00% 0.00% # Type of FU issued 73911680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::IntAlu 413123878 68.23% 68.23% # Type of FU issued 74011680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::IntMult 1535668 0.25% 68.49% # Type of FU issued 74111680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::IntDiv 80204 0.01% 68.50% # Type of FU issued 74211680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::FloatAdd 6 0.00% 68.50% # Type of FU issued 74311680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 68.50% # Type of FU issued 74411680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 68.50% # Type of FU issued 74511680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::FloatMult 0 0.00% 68.50% # Type of FU issued 74611680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 68.50% # Type of FU issued 74711680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 68.50% # Type of FU issued 74811680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdAdd 0 0.00% 68.50% # Type of FU issued 74911680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdAddAcc 1 0.00% 68.50% # Type of FU issued 75011680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdAlu 1 0.00% 68.50% # Type of FU issued 75111680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 68.50% # Type of FU issued 75211680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 68.50% # Type of FU issued 75311680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 68.50% # Type of FU issued 75411680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdMult 0 0.00% 68.50% # Type of FU issued 75511680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 68.50% # Type of FU issued 75611680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdShift 0 0.00% 68.50% # Type of FU issued 75711680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.50% # Type of FU issued 75811680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 68.50% # Type of FU issued 75911680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.50% # Type of FU issued 76011680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.50% # Type of FU issued 76111680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.50% # Type of FU issued 76211680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.50% # Type of FU issued 76311680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.50% # Type of FU issued 76411680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatMisc 45354 0.01% 68.51% # Type of FU issued 76511680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.51% # Type of FU issued 76611680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.51% # Type of FU issued 76711680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.51% # Type of FU issued 76811680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::MemRead 106103331 17.52% 86.03% # Type of FU issued 76911680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::MemWrite 84583031 13.97% 100.00% # Type of FU issued 77010576Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 77110576Sandreas.hansson@arm.comsystem.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 77211680SCurtis.Dunham@arm.comsystem.cpu0.iq.FU_type_0::total 605471525 # Type of FU issued 77311680SCurtis.Dunham@arm.comsystem.cpu0.iq.rate 0.774893 # Inst issue rate 77411680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_busy_cnt 137934532 # FU busy when requested 77511680SCurtis.Dunham@arm.comsystem.cpu0.iq.fu_busy_rate 0.227813 # FU busy rate (busy events/executed inst) 77611680SCurtis.Dunham@arm.comsystem.cpu0.iq.int_inst_queue_reads 2104985611 # Number of integer instruction queue reads 77711680SCurtis.Dunham@arm.comsystem.cpu0.iq.int_inst_queue_writes 671273361 # Number of integer instruction queue writes 77811680SCurtis.Dunham@arm.comsystem.cpu0.iq.int_inst_queue_wakeup_accesses 587796479 # Number of integer instruction queue wakeup accesses 77911680SCurtis.Dunham@arm.comsystem.cpu0.iq.fp_inst_queue_reads 1104514 # Number of floating instruction queue reads 78011680SCurtis.Dunham@arm.comsystem.cpu0.iq.fp_inst_queue_writes 436534 # Number of floating instruction queue writes 78111680SCurtis.Dunham@arm.comsystem.cpu0.iq.fp_inst_queue_wakeup_accesses 408765 # Number of floating instruction queue wakeup accesses 78211680SCurtis.Dunham@arm.comsystem.cpu0.iq.int_alu_accesses 742719141 # Number of integer alu accesses 78311680SCurtis.Dunham@arm.comsystem.cpu0.iq.fp_alu_accesses 686865 # Number of floating point alu accesses 78411680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.forwLoads 2818576 # Number of loads that had data forwarded from stores 78510576Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 78611680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.squashedLoads 12827708 # Number of loads squashed 78711680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.ignoredResponses 17934 # Number of memory responses ignored because the instruction is squashed 78811680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.memOrderViolation 150945 # Number of memory ordering violations 78911680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.squashedStores 5597965 # Number of stores squashed 79010576Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 79110576Sandreas.hansson@arm.comsystem.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 79211680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.rescheduledLoads 2832815 # Number of loads that were rescheduled 79311680SCurtis.Dunham@arm.comsystem.cpu0.iew.lsq.thread0.cacheBlocked 4794177 # Number of times an access to memory failed due to the cache being blocked 79410576Sandreas.hansson@arm.comsystem.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle 79511680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewSquashCycles 5221222 # Number of cycles IEW is squashing 79611680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewBlockCycles 8523162 # Number of cycles IEW is blocking 79711680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewUnblockCycles 2018525 # Number of cycles IEW is unblocking 79811680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewDispatchedInsts 616773219 # Number of instructions dispatched to IQ 79910576Sandreas.hansson@arm.comsystem.cpu0.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 80011680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewDispLoadInsts 102915286 # Number of dispatched load instructions 80111680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewDispStoreInsts 86617273 # Number of dispatched store instructions 80211680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewDispNonSpecInsts 13889545 # Number of dispatched non-speculative instructions 80311680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewIQFullEvents 69101 # Number of times the IQ has become full, causing a stall 80411680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewLSQFullEvents 1866975 # Number of times the LSQ has become full, causing a stall 80511680SCurtis.Dunham@arm.comsystem.cpu0.iew.memOrderViolationEvents 150945 # Number of memory order violations 80611680SCurtis.Dunham@arm.comsystem.cpu0.iew.predictedTakenIncorrect 1955799 # Number of branches that were predicted taken incorrectly 80711680SCurtis.Dunham@arm.comsystem.cpu0.iew.predictedNotTakenIncorrect 3092868 # Number of branches that were predicted not taken incorrectly 80811680SCurtis.Dunham@arm.comsystem.cpu0.iew.branchMispredicts 5048667 # Number of branch mispredicts detected at execute 80911680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewExecutedInsts 597424685 # Number of executed instructions 81011680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewExecLoadInsts 102845914 # Number of load instructions executed 81111680SCurtis.Dunham@arm.comsystem.cpu0.iew.iewExecSquashedInsts 7413191 # Number of squashed instructions skipped in execute 81210576Sandreas.hansson@arm.comsystem.cpu0.iew.exec_swp 0 # number of swp insts executed 81311680SCurtis.Dunham@arm.comsystem.cpu0.iew.exec_nop 131289 # number of nop insts executed 81411680SCurtis.Dunham@arm.comsystem.cpu0.iew.exec_refs 186166471 # number of memory reference insts executed 81511680SCurtis.Dunham@arm.comsystem.cpu0.iew.exec_branches 112308682 # Number of branches executed 81611680SCurtis.Dunham@arm.comsystem.cpu0.iew.exec_stores 83320557 # Number of stores executed 81711680SCurtis.Dunham@arm.comsystem.cpu0.iew.exec_rate 0.764594 # Inst execution rate 81811680SCurtis.Dunham@arm.comsystem.cpu0.iew.wb_sent 588977240 # cumulative count of insts sent to commit 81911680SCurtis.Dunham@arm.comsystem.cpu0.iew.wb_count 588205244 # cumulative count of insts written-back 82011680SCurtis.Dunham@arm.comsystem.cpu0.iew.wb_producers 286222957 # num instructions producing a value 82111680SCurtis.Dunham@arm.comsystem.cpu0.iew.wb_consumers 469478170 # num instructions consuming a value 82211680SCurtis.Dunham@arm.comsystem.cpu0.iew.wb_rate 0.752795 # insts written-back per cycle 82311680SCurtis.Dunham@arm.comsystem.cpu0.iew.wb_fanout 0.609662 # average fanout of values written-back 82411680SCurtis.Dunham@arm.comsystem.cpu0.commit.commitSquashedInsts 48006701 # The number of squashed insts skipped by commit 82511680SCurtis.Dunham@arm.comsystem.cpu0.commit.commitNonSpecStalls 16061877 # The number of times commit has been forced to stall to communicate backwards 82611680SCurtis.Dunham@arm.comsystem.cpu0.commit.branchMispredicts 4699541 # The number of times a branch was mispredicted 82711680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::samples 745382545 # Number of insts commited each cycle 82811680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::mean 0.753605 # Number of insts commited each cycle 82911680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::stdev 1.560188 # Number of insts commited each cycle 83010576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 83111680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::0 499589625 67.02% 67.02% # Number of insts commited each cycle 83211680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::1 127846284 17.15% 84.18% # Number of insts commited each cycle 83311680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::2 54154407 7.27% 91.44% # Number of insts commited each cycle 83411680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::3 18022208 2.42% 93.86% # Number of insts commited each cycle 83511680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::4 12958039 1.74% 95.60% # Number of insts commited each cycle 83611680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::5 8991225 1.21% 96.80% # Number of insts commited each cycle 83711680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::6 6101110 0.82% 97.62% # Number of insts commited each cycle 83811680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::7 3650180 0.49% 98.11% # Number of insts commited each cycle 83911680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::8 14069467 1.89% 100.00% # Number of insts commited each cycle 84010576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 84110576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 84210576Sandreas.hansson@arm.comsystem.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 84311680SCurtis.Dunham@arm.comsystem.cpu0.commit.committed_per_cycle::total 745382545 # Number of insts commited each cycle 84411680SCurtis.Dunham@arm.comsystem.cpu0.commit.committedInsts 478330111 # Number of instructions committed 84511680SCurtis.Dunham@arm.comsystem.cpu0.commit.committedOps 561723659 # Number of ops (including micro ops) committed 84610576Sandreas.hansson@arm.comsystem.cpu0.commit.swp_count 0 # Number of s/w prefetches committed 84711680SCurtis.Dunham@arm.comsystem.cpu0.commit.refs 171106885 # Number of memory references committed 84811680SCurtis.Dunham@arm.comsystem.cpu0.commit.loads 90087577 # Number of loads committed 84911680SCurtis.Dunham@arm.comsystem.cpu0.commit.membars 3940521 # Number of memory barriers committed 85011680SCurtis.Dunham@arm.comsystem.cpu0.commit.branches 106744395 # Number of branches committed 85111680SCurtis.Dunham@arm.comsystem.cpu0.commit.fp_insts 400838 # Number of committed floating point instructions. 85211680SCurtis.Dunham@arm.comsystem.cpu0.commit.int_insts 515553500 # Number of committed integer instructions. 85311680SCurtis.Dunham@arm.comsystem.cpu0.commit.function_calls 14275050 # Number of function calls committed. 85410576Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 85511680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::IntAlu 389225467 69.29% 69.29% # Class of committed instruction 85611680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::IntMult 1288146 0.23% 69.52% # Class of committed instruction 85711680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::IntDiv 63590 0.01% 69.53% # Class of committed instruction 85811680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::FloatAdd 0 0.00% 69.53% # Class of committed instruction 85911680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::FloatCmp 0 0.00% 69.53% # Class of committed instruction 86011680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::FloatCvt 0 0.00% 69.53% # Class of committed instruction 86111680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::FloatMult 0 0.00% 69.53% # Class of committed instruction 86211680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::FloatDiv 0 0.00% 69.53% # Class of committed instruction 86311680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 69.53% # Class of committed instruction 86411680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdAdd 0 0.00% 69.53% # Class of committed instruction 86511680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 69.53% # Class of committed instruction 86611680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdAlu 0 0.00% 69.53% # Class of committed instruction 86711680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdCmp 0 0.00% 69.53% # Class of committed instruction 86811680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdCvt 0 0.00% 69.53% # Class of committed instruction 86911680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdMisc 0 0.00% 69.53% # Class of committed instruction 87011680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdMult 0 0.00% 69.53% # Class of committed instruction 87111680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 69.53% # Class of committed instruction 87211680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdShift 0 0.00% 69.53% # Class of committed instruction 87311680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 69.53% # Class of committed instruction 87411680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 69.53% # Class of committed instruction 87511680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatAdd 0 0.00% 69.53% # Class of committed instruction 87611680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 69.53% # Class of committed instruction 87711680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatCmp 0 0.00% 69.53% # Class of committed instruction 87811680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatCvt 0 0.00% 69.53% # Class of committed instruction 87911680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 69.53% # Class of committed instruction 88011680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatMisc 39571 0.01% 69.54% # Class of committed instruction 88111680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 69.54% # Class of committed instruction 88211680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.54% # Class of committed instruction 88311680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.54% # Class of committed instruction 88411680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::MemRead 90087577 16.04% 85.58% # Class of committed instruction 88511680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::MemWrite 81019308 14.42% 100.00% # Class of committed instruction 88610576Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 88710576Sandreas.hansson@arm.comsystem.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 88811680SCurtis.Dunham@arm.comsystem.cpu0.commit.op_class_0::total 561723659 # Class of committed instruction 88911680SCurtis.Dunham@arm.comsystem.cpu0.commit.bw_lim_events 14069467 # number cycles where commit BW limit reached 89011680SCurtis.Dunham@arm.comsystem.cpu0.rob.rob_reads 1336864700 # The number of ROB reads 89111680SCurtis.Dunham@arm.comsystem.cpu0.rob.rob_writes 1228532736 # The number of ROB writes 89211680SCurtis.Dunham@arm.comsystem.cpu0.timesIdled 1001309 # Number of times that the entire CPU went into an idle state and unscheduled itself 89311680SCurtis.Dunham@arm.comsystem.cpu0.idleCycles 26869869 # Total number of cycles that the CPU has spent unscheduled due to idling 89411680SCurtis.Dunham@arm.comsystem.cpu0.quiesceCycles 93988523944 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 89511680SCurtis.Dunham@arm.comsystem.cpu0.committedInsts 478330111 # Number of Instructions Simulated 89611680SCurtis.Dunham@arm.comsystem.cpu0.committedOps 561723659 # Number of Ops (including micro ops) Simulated 89711680SCurtis.Dunham@arm.comsystem.cpu0.cpi 1.633519 # CPI: Cycles Per Instruction 89811680SCurtis.Dunham@arm.comsystem.cpu0.cpi_total 1.633519 # CPI: Total CPI of All Threads 89911680SCurtis.Dunham@arm.comsystem.cpu0.ipc 0.612175 # IPC: Instructions Per Cycle 90011680SCurtis.Dunham@arm.comsystem.cpu0.ipc_total 0.612175 # IPC: Total IPC of All Threads 90111680SCurtis.Dunham@arm.comsystem.cpu0.int_regfile_reads 705719528 # number of integer regfile reads 90211680SCurtis.Dunham@arm.comsystem.cpu0.int_regfile_writes 419138035 # number of integer regfile writes 90311680SCurtis.Dunham@arm.comsystem.cpu0.fp_regfile_reads 669802 # number of floating regfile reads 90411680SCurtis.Dunham@arm.comsystem.cpu0.fp_regfile_writes 321532 # number of floating regfile writes 90511680SCurtis.Dunham@arm.comsystem.cpu0.cc_regfile_reads 129631161 # number of cc regfile reads 90611680SCurtis.Dunham@arm.comsystem.cpu0.cc_regfile_writes 130314957 # number of cc regfile writes 90711680SCurtis.Dunham@arm.comsystem.cpu0.misc_regfile_reads 1341639409 # number of misc regfile reads 90811680SCurtis.Dunham@arm.comsystem.cpu0.misc_regfile_writes 16172326 # number of misc regfile writes 90911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 91011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.replacements 6359267 # number of replacements 91111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.tagsinuse 478.495579 # Cycle average of tags in use 91211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.total_refs 158196405 # Total number of references to valid blocks. 91311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.sampled_refs 6359779 # Sample count of references to valid blocks. 91411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.avg_refs 24.874513 # Average number of references to valid blocks. 91511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.warmup_cycle 2049282000 # Cycle when the warmup percentage was hit. 91611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_blocks::cpu0.data 478.495579 # Average occupied blocks per requestor 91711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_percent::cpu0.data 0.934562 # Average percentage of cache occupancy 91811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_percent::total 0.934562 # Average percentage of cache occupancy 91911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 92011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id 92111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::1 386 # Occupied blocks per task id 92211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::2 32 # Occupied blocks per task id 92311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id 92411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 92511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.tag_accesses 355337560 # Number of tag accesses 92611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.tags.data_accesses 355337560 # Number of data accesses 92711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 92811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_hits::cpu0.data 83119639 # number of ReadReq hits 92911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_hits::total 83119639 # number of ReadReq hits 93011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_hits::cpu0.data 70042361 # number of WriteReq hits 93111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_hits::total 70042361 # number of WriteReq hits 93211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_hits::cpu0.data 205739 # number of SoftPFReq hits 93311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_hits::total 205739 # number of SoftPFReq hits 93411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_hits::cpu0.data 143941 # number of WriteLineReq hits 93511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_hits::total 143941 # number of WriteLineReq hits 93611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1893040 # number of LoadLockedReq hits 93711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_hits::total 1893040 # number of LoadLockedReq hits 93811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_hits::cpu0.data 1948071 # number of StoreCondReq hits 93911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_hits::total 1948071 # number of StoreCondReq hits 94011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_hits::cpu0.data 153305941 # number of demand (read+write) hits 94111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_hits::total 153305941 # number of demand (read+write) hits 94211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_hits::cpu0.data 153511680 # number of overall hits 94311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_hits::total 153511680 # number of overall hits 94411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_misses::cpu0.data 7167523 # number of ReadReq misses 94511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_misses::total 7167523 # number of ReadReq misses 94611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_misses::cpu0.data 7883078 # number of WriteReq misses 94711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_misses::total 7883078 # number of WriteReq misses 94811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_misses::cpu0.data 755741 # number of SoftPFReq misses 94911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_misses::total 755741 # number of SoftPFReq misses 95011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_misses::cpu0.data 796292 # number of WriteLineReq misses 95111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_misses::total 796292 # number of WriteLineReq misses 95211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::cpu0.data 289192 # number of LoadLockedReq misses 95311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_misses::total 289192 # number of LoadLockedReq misses 95411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_misses::cpu0.data 197314 # number of StoreCondReq misses 95511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_misses::total 197314 # number of StoreCondReq misses 95611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_misses::cpu0.data 15846893 # number of demand (read+write) misses 95711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_misses::total 15846893 # number of demand (read+write) misses 95811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_misses::cpu0.data 16602634 # number of overall misses 95911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_misses::total 16602634 # number of overall misses 96011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::cpu0.data 116616484000 # number of ReadReq miss cycles 96111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_latency::total 116616484000 # number of ReadReq miss cycles 96211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::cpu0.data 160918615442 # number of WriteReq miss cycles 96311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_latency::total 160918615442 # number of WriteReq miss cycles 96411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data 30600076090 # number of WriteLineReq miss cycles 96511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_latency::total 30600076090 # number of WriteLineReq miss cycles 96611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 4458676000 # number of LoadLockedReq miss cycles 96711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_latency::total 4458676000 # number of LoadLockedReq miss cycles 96811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 4713253000 # number of StoreCondReq miss cycles 96911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_latency::total 4713253000 # number of StoreCondReq miss cycles 97011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 2519000 # number of StoreCondFailReq miss cycles 97111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_miss_latency::total 2519000 # number of StoreCondFailReq miss cycles 97211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_latency::cpu0.data 308135175532 # number of demand (read+write) miss cycles 97311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_latency::total 308135175532 # number of demand (read+write) miss cycles 97411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_latency::cpu0.data 308135175532 # number of overall miss cycles 97511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_latency::total 308135175532 # number of overall miss cycles 97611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_accesses::cpu0.data 90287162 # number of ReadReq accesses(hits+misses) 97711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_accesses::total 90287162 # number of ReadReq accesses(hits+misses) 97811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_accesses::cpu0.data 77925439 # number of WriteReq accesses(hits+misses) 97911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_accesses::total 77925439 # number of WriteReq accesses(hits+misses) 98011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::cpu0.data 961480 # number of SoftPFReq accesses(hits+misses) 98111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_accesses::total 961480 # number of SoftPFReq accesses(hits+misses) 98211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::cpu0.data 940233 # number of WriteLineReq accesses(hits+misses) 98311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_accesses::total 940233 # number of WriteLineReq accesses(hits+misses) 98411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2182232 # number of LoadLockedReq accesses(hits+misses) 98511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_accesses::total 2182232 # number of LoadLockedReq accesses(hits+misses) 98611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2145385 # number of StoreCondReq accesses(hits+misses) 98711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_accesses::total 2145385 # number of StoreCondReq accesses(hits+misses) 98811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_accesses::cpu0.data 169152834 # number of demand (read+write) accesses 98911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_accesses::total 169152834 # number of demand (read+write) accesses 99011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_accesses::cpu0.data 170114314 # number of overall (read+write) accesses 99111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_accesses::total 170114314 # number of overall (read+write) accesses 99211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.079386 # miss rate for ReadReq accesses 99311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_miss_rate::total 0.079386 # miss rate for ReadReq accesses 99411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.101162 # miss rate for WriteReq accesses 99511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_miss_rate::total 0.101162 # miss rate for WriteReq accesses 99611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.786018 # miss rate for SoftPFReq accesses 99711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_miss_rate::total 0.786018 # miss rate for SoftPFReq accesses 99811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data 0.846909 # miss rate for WriteLineReq accesses 99911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_miss_rate::total 0.846909 # miss rate for WriteLineReq accesses 100011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.132521 # miss rate for LoadLockedReq accesses 100111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_miss_rate::total 0.132521 # miss rate for LoadLockedReq accesses 100211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.091971 # miss rate for StoreCondReq accesses 100311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_miss_rate::total 0.091971 # miss rate for StoreCondReq accesses 100411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_rate::cpu0.data 0.093684 # miss rate for demand accesses 100511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_miss_rate::total 0.093684 # miss rate for demand accesses 100611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_rate::cpu0.data 0.097597 # miss rate for overall accesses 100711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_miss_rate::total 0.097597 # miss rate for overall accesses 100811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16270.123444 # average ReadReq miss latency 100911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_miss_latency::total 16270.123444 # average ReadReq miss latency 101011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20413.170521 # average WriteReq miss latency 101111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_miss_latency::total 20413.170521 # average WriteReq miss latency 101211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 38428.209865 # average WriteLineReq miss latency 101311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_miss_latency::total 38428.209865 # average WriteLineReq miss latency 101411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15417.701734 # average LoadLockedReq miss latency 101511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15417.701734 # average LoadLockedReq miss latency 101611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 23887.068328 # average StoreCondReq miss latency 101711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23887.068328 # average StoreCondReq miss latency 101810576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency 101910576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 102011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19444.516697 # average overall miss latency 102111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_miss_latency::total 19444.516697 # average overall miss latency 102211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::cpu0.data 18559.415062 # average overall miss latency 102311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_miss_latency::total 18559.415062 # average overall miss latency 102411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.blocked_cycles::no_mshrs 9297521 # number of cycles access was blocked 102511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.blocked_cycles::no_targets 24817691 # number of cycles access was blocked 102611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.blocked::no_mshrs 744023 # number of cycles access was blocked 102711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.blocked::no_targets 779199 # number of cycles access was blocked 102811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_mshrs 12.496282 # average number of cycles each access was blocked 102911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.avg_blocked_cycles::no_targets 31.850260 # average number of cycles each access was blocked 103011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.writebacks::writebacks 6359403 # number of writebacks 103111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.writebacks::total 6359403 # number of writebacks 103211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 3686639 # number of ReadReq MSHR hits 103311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_hits::total 3686639 # number of ReadReq MSHR hits 103411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 6327255 # number of WriteReq MSHR hits 103511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_hits::total 6327255 # number of WriteReq MSHR hits 103611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data 4271 # number of WriteLineReq MSHR hits 103711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_hits::total 4271 # number of WriteLineReq MSHR hits 103811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 148971 # number of LoadLockedReq MSHR hits 103911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_hits::total 148971 # number of LoadLockedReq MSHR hits 104011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_hits::cpu0.data 10018165 # number of demand (read+write) MSHR hits 104111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_hits::total 10018165 # number of demand (read+write) MSHR hits 104211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_hits::cpu0.data 10018165 # number of overall MSHR hits 104311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_hits::total 10018165 # number of overall MSHR hits 104411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 3480884 # number of ReadReq MSHR misses 104511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_misses::total 3480884 # number of ReadReq MSHR misses 104611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1555823 # number of WriteReq MSHR misses 104711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_misses::total 1555823 # number of WriteReq MSHR misses 104811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 748893 # number of SoftPFReq MSHR misses 104911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_misses::total 748893 # number of SoftPFReq MSHR misses 105011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data 792021 # number of WriteLineReq MSHR misses 105111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_misses::total 792021 # number of WriteLineReq MSHR misses 105211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 140221 # number of LoadLockedReq MSHR misses 105311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_misses::total 140221 # number of LoadLockedReq MSHR misses 105411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 197311 # number of StoreCondReq MSHR misses 105511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_misses::total 197311 # number of StoreCondReq MSHR misses 105611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_misses::cpu0.data 5828728 # number of demand (read+write) MSHR misses 105711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_misses::total 5828728 # number of demand (read+write) MSHR misses 105811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_misses::cpu0.data 6577621 # number of overall MSHR misses 105911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_misses::total 6577621 # number of overall MSHR misses 106011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data 16980 # number of ReadReq MSHR uncacheable 106111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable::total 16980 # number of ReadReq MSHR uncacheable 106211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data 18801 # number of WriteReq MSHR uncacheable 106311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_uncacheable::total 18801 # number of WriteReq MSHR uncacheable 106411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data 35781 # number of overall MSHR uncacheable misses 106511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_misses::total 35781 # number of overall MSHR uncacheable misses 106611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 53164892500 # number of ReadReq MSHR miss cycles 106711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_latency::total 53164892500 # number of ReadReq MSHR miss cycles 106811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 34944889021 # number of WriteReq MSHR miss cycles 106911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_latency::total 34944889021 # number of WriteReq MSHR miss cycles 107011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 18458336500 # number of SoftPFReq MSHR miss cycles 107111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 18458336500 # number of SoftPFReq MSHR miss cycles 107211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data 29638184090 # number of WriteLineReq MSHR miss cycles 107311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_latency::total 29638184090 # number of WriteLineReq MSHR miss cycles 107411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1982757000 # number of LoadLockedReq MSHR miss cycles 107511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1982757000 # number of LoadLockedReq MSHR miss cycles 107611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 4516003000 # number of StoreCondReq MSHR miss cycles 107711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 4516003000 # number of StoreCondReq MSHR miss cycles 107811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 2458000 # number of StoreCondFailReq MSHR miss cycles 107911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 2458000 # number of StoreCondFailReq MSHR miss cycles 108011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 117747965611 # number of demand (read+write) MSHR miss cycles 108111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_latency::total 117747965611 # number of demand (read+write) MSHR miss cycles 108211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 136206302111 # number of overall MSHR miss cycles 108311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_latency::total 136206302111 # number of overall MSHR miss cycles 108411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 3133590500 # number of ReadReq MSHR uncacheable cycles 108511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 3133590500 # number of ReadReq MSHR uncacheable cycles 108611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3133590500 # number of overall MSHR uncacheable cycles 108711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_uncacheable_latency::total 3133590500 # number of overall MSHR uncacheable cycles 108811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.038553 # mshr miss rate for ReadReq accesses 108911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.038553 # mshr miss rate for ReadReq accesses 109011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.019966 # mshr miss rate for WriteReq accesses 109111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.019966 # mshr miss rate for WriteReq accesses 109211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.778896 # mshr miss rate for SoftPFReq accesses 109311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.778896 # mshr miss rate for SoftPFReq accesses 109411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data 0.842367 # mshr miss rate for WriteLineReq accesses 109511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_mshr_miss_rate::total 0.842367 # mshr miss rate for WriteLineReq accesses 109611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.064256 # mshr miss rate for LoadLockedReq accesses 109711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.064256 # mshr miss rate for LoadLockedReq accesses 109811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.091970 # mshr miss rate for StoreCondReq accesses 109911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.091970 # mshr miss rate for StoreCondReq accesses 110011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.034458 # mshr miss rate for demand accesses 110111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_mshr_miss_rate::total 0.034458 # mshr miss rate for demand accesses 110211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.038666 # mshr miss rate for overall accesses 110311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_mshr_miss_rate::total 0.038666 # mshr miss rate for overall accesses 110411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15273.388168 # average ReadReq mshr miss latency 110511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15273.388168 # average ReadReq mshr miss latency 110611680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 22460.709876 # average WriteReq mshr miss latency 110711680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22460.709876 # average WriteReq mshr miss latency 110811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 24647.495036 # average SoftPFReq mshr miss latency 110911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 24647.495036 # average SoftPFReq mshr miss latency 111011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 37420.957386 # average WriteLineReq mshr miss latency 111111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 37420.957386 # average WriteLineReq mshr miss latency 111211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14140.228639 # average LoadLockedReq mshr miss latency 111311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14140.228639 # average LoadLockedReq mshr miss latency 111411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 22887.740673 # average StoreCondReq mshr miss latency 111511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22887.740673 # average StoreCondReq mshr miss latency 111610576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency 111710576Sandreas.hansson@arm.comsystem.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 111811680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 20201.314182 # average overall mshr miss latency 111911680SCurtis.Dunham@arm.comsystem.cpu0.dcache.demand_avg_mshr_miss_latency::total 20201.314182 # average overall mshr miss latency 112011680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20707.532725 # average overall mshr miss latency 112111680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_miss_latency::total 20707.532725 # average overall mshr miss latency 112211680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 184545.965842 # average ReadReq mshr uncacheable latency 112311680SCurtis.Dunham@arm.comsystem.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184545.965842 # average ReadReq mshr uncacheable latency 112411680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 87576.940276 # average overall mshr uncacheable latency 112511680SCurtis.Dunham@arm.comsystem.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 87576.940276 # average overall mshr uncacheable latency 112611680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 112711680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.replacements 6086800 # number of replacements 112811680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.tagsinuse 511.960315 # Cycle average of tags in use 112911680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.total_refs 213393241 # Total number of references to valid blocks. 113011680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.sampled_refs 6087312 # Sample count of references to valid blocks. 113111680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.avg_refs 35.055414 # Average number of references to valid blocks. 113211680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.warmup_cycle 13476237000 # Cycle when the warmup percentage was hit. 113311680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.occ_blocks::cpu0.inst 511.960315 # Average occupied blocks per requestor 113411680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.occ_percent::cpu0.inst 0.999922 # Average percentage of cache occupancy 113511680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.occ_percent::total 0.999922 # Average percentage of cache occupancy 113610576Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 113711680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::0 113 # Occupied blocks per task id 113811680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::1 315 # Occupied blocks per task id 113911680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.age_task_id_blocks_1024::2 84 # Occupied blocks per task id 114010576Sandreas.hansson@arm.comsystem.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 114111680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.tag_accesses 445759262 # Number of tag accesses 114211680SCurtis.Dunham@arm.comsystem.cpu0.icache.tags.data_accesses 445759262 # Number of data accesses 114311680SCurtis.Dunham@arm.comsystem.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 114411680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_hits::cpu0.inst 213393241 # number of ReadReq hits 114511680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_hits::total 213393241 # number of ReadReq hits 114611680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_hits::cpu0.inst 213393241 # number of demand (read+write) hits 114711680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_hits::total 213393241 # number of demand (read+write) hits 114811680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_hits::cpu0.inst 213393241 # number of overall hits 114911680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_hits::total 213393241 # number of overall hits 115011680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_misses::cpu0.inst 6442715 # number of ReadReq misses 115111680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_misses::total 6442715 # number of ReadReq misses 115211680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_misses::cpu0.inst 6442715 # number of demand (read+write) misses 115311680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_misses::total 6442715 # number of demand (read+write) misses 115411680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_misses::cpu0.inst 6442715 # number of overall misses 115511680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_misses::total 6442715 # number of overall misses 115611680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_latency::cpu0.inst 71477790896 # number of ReadReq miss cycles 115711680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_latency::total 71477790896 # number of ReadReq miss cycles 115811680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_latency::cpu0.inst 71477790896 # number of demand (read+write) miss cycles 115911680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_latency::total 71477790896 # number of demand (read+write) miss cycles 116011680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_latency::cpu0.inst 71477790896 # number of overall miss cycles 116111680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_latency::total 71477790896 # number of overall miss cycles 116211680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_accesses::cpu0.inst 219835956 # number of ReadReq accesses(hits+misses) 116311680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_accesses::total 219835956 # number of ReadReq accesses(hits+misses) 116411680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_accesses::cpu0.inst 219835956 # number of demand (read+write) accesses 116511680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_accesses::total 219835956 # number of demand (read+write) accesses 116611680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_accesses::cpu0.inst 219835956 # number of overall (read+write) accesses 116711680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_accesses::total 219835956 # number of overall (read+write) accesses 116811680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.029307 # miss rate for ReadReq accesses 116911680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_miss_rate::total 0.029307 # miss rate for ReadReq accesses 117011680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_rate::cpu0.inst 0.029307 # miss rate for demand accesses 117111680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_miss_rate::total 0.029307 # miss rate for demand accesses 117211680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_rate::cpu0.inst 0.029307 # miss rate for overall accesses 117311680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_miss_rate::total 0.029307 # miss rate for overall accesses 117411680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 11094.358651 # average ReadReq miss latency 117511680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_miss_latency::total 11094.358651 # average ReadReq miss latency 117611680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_miss_latency::cpu0.inst 11094.358651 # average overall miss latency 117711680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_miss_latency::total 11094.358651 # average overall miss latency 117811680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_miss_latency::cpu0.inst 11094.358651 # average overall miss latency 117911680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_miss_latency::total 11094.358651 # average overall miss latency 118011680SCurtis.Dunham@arm.comsystem.cpu0.icache.blocked_cycles::no_mshrs 10557387 # number of cycles access was blocked 118111680SCurtis.Dunham@arm.comsystem.cpu0.icache.blocked_cycles::no_targets 2753 # number of cycles access was blocked 118211680SCurtis.Dunham@arm.comsystem.cpu0.icache.blocked::no_mshrs 752829 # number of cycles access was blocked 118311680SCurtis.Dunham@arm.comsystem.cpu0.icache.blocked::no_targets 14 # number of cycles access was blocked 118411680SCurtis.Dunham@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_mshrs 14.023619 # average number of cycles each access was blocked 118511680SCurtis.Dunham@arm.comsystem.cpu0.icache.avg_blocked_cycles::no_targets 196.642857 # average number of cycles each access was blocked 118611680SCurtis.Dunham@arm.comsystem.cpu0.icache.writebacks::writebacks 6086800 # number of writebacks 118711680SCurtis.Dunham@arm.comsystem.cpu0.icache.writebacks::total 6086800 # number of writebacks 118811680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 355365 # number of ReadReq MSHR hits 118911680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_hits::total 355365 # number of ReadReq MSHR hits 119011680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_hits::cpu0.inst 355365 # number of demand (read+write) MSHR hits 119111680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_hits::total 355365 # number of demand (read+write) MSHR hits 119211680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_hits::cpu0.inst 355365 # number of overall MSHR hits 119311680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_hits::total 355365 # number of overall MSHR hits 119411680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 6087350 # number of ReadReq MSHR misses 119511680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_misses::total 6087350 # number of ReadReq MSHR misses 119611680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_misses::cpu0.inst 6087350 # number of demand (read+write) MSHR misses 119711680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_misses::total 6087350 # number of demand (read+write) MSHR misses 119811680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_misses::cpu0.inst 6087350 # number of overall MSHR misses 119911680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_misses::total 6087350 # number of overall MSHR misses 120011201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst 21293 # number of ReadReq MSHR uncacheable 120111201Sandreas.hansson@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable::total 21293 # number of ReadReq MSHR uncacheable 120211201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst 21293 # number of overall MSHR uncacheable misses 120311201Sandreas.hansson@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_misses::total 21293 # number of overall MSHR uncacheable misses 120411680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 64448796094 # number of ReadReq MSHR miss cycles 120511680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_latency::total 64448796094 # number of ReadReq MSHR miss cycles 120611680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 64448796094 # number of demand (read+write) MSHR miss cycles 120711680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_latency::total 64448796094 # number of demand (read+write) MSHR miss cycles 120811680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 64448796094 # number of overall MSHR miss cycles 120911680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_latency::total 64448796094 # number of overall MSHR miss cycles 121011680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 2027158498 # number of ReadReq MSHR uncacheable cycles 121111680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 2027158498 # number of ReadReq MSHR uncacheable cycles 121211680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 2027158498 # number of overall MSHR uncacheable cycles 121311680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_uncacheable_latency::total 2027158498 # number of overall MSHR uncacheable cycles 121411680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.027690 # mshr miss rate for ReadReq accesses 121511680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_mshr_miss_rate::total 0.027690 # mshr miss rate for ReadReq accesses 121611680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.027690 # mshr miss rate for demand accesses 121711680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_mshr_miss_rate::total 0.027690 # mshr miss rate for demand accesses 121811680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.027690 # mshr miss rate for overall accesses 121911680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_mshr_miss_rate::total 0.027690 # mshr miss rate for overall accesses 122011680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10587.332106 # average ReadReq mshr miss latency 122111680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10587.332106 # average ReadReq mshr miss latency 122211680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10587.332106 # average overall mshr miss latency 122311680SCurtis.Dunham@arm.comsystem.cpu0.icache.demand_avg_mshr_miss_latency::total 10587.332106 # average overall mshr miss latency 122411680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10587.332106 # average overall mshr miss latency 122511680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_miss_latency::total 10587.332106 # average overall mshr miss latency 122611680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 95203.047856 # average ReadReq mshr uncacheable latency 122711680SCurtis.Dunham@arm.comsystem.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 95203.047856 # average ReadReq mshr uncacheable latency 122811680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 95203.047856 # average overall mshr uncacheable latency 122911680SCurtis.Dunham@arm.comsystem.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 95203.047856 # average overall mshr uncacheable latency 123011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 123111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.num_hwpf_issued 8595677 # number of hwpf issued 123211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pfIdentified 8603285 # number of prefetch candidates identified 123311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pfBufferHit 6909 # number of redundant prefetches already in prefetch queue 123410628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 123510628Sandreas.hansson@arm.comsystem.cpu0.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 123611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.prefetcher.pfSpanPage 1123339 # number of prefetches not generated due to page crossing 123711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 123811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.replacements 2781248 # number of replacements 123911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.tagsinuse 15839.093178 # Cycle average of tags in use 124011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.total_refs 10966307 # Total number of references to valid blocks. 124111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.sampled_refs 2797118 # Sample count of references to valid blocks. 124211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.avg_refs 3.920574 # Average number of references to valid blocks. 124311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.warmup_cycle 2357977000 # Cycle when the warmup percentage was hit. 124411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::writebacks 15519.164563 # Average occupied blocks per requestor 124511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 33.011471 # Average occupied blocks per requestor 124611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 18.049668 # Average occupied blocks per requestor 124711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.data 0.000001 # Average occupied blocks per requestor 124811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 268.867475 # Average occupied blocks per requestor 124911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::writebacks 0.947215 # Average percentage of cache occupancy 125011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.002015 # Average percentage of cache occupancy 125111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.001102 # Average percentage of cache occupancy 125211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.data 0.000000 # Average percentage of cache occupancy 125311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.016410 # Average percentage of cache occupancy 125411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_percent::total 0.966742 # Average percentage of cache occupancy 125511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1022 337 # Occupied blocks per task id 125611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1023 83 # Occupied blocks per task id 125711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_blocks::1024 15450 # Occupied blocks per task id 125811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::1 2 # Occupied blocks per task id 125911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::2 131 # Occupied blocks per task id 126011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::3 116 # Occupied blocks per task id 126111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1022::4 88 # Occupied blocks per task id 126211606Sandreas.sandberg@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id 126311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::1 2 # Occupied blocks per task id 126411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::2 44 # Occupied blocks per task id 126511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 126611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1023::4 20 # Occupied blocks per task id 126711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::0 205 # Occupied blocks per task id 126811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::1 1708 # Occupied blocks per task id 126911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::2 7197 # Occupied blocks per task id 127011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::3 4776 # Occupied blocks per task id 127111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.age_task_id_blocks_1024::4 1564 # Occupied blocks per task id 127211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1022 0.020569 # Percentage of cache occupancy per task id 127311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1023 0.005066 # Percentage of cache occupancy per task id 127411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.occ_task_id_percent::1024 0.942993 # Percentage of cache occupancy per task id 127511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.tag_accesses 434183760 # Number of tag accesses 127611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.tags.data_accesses 434183760 # Number of data accesses 127711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 127811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 639992 # number of ReadReq hits 127911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 185315 # number of ReadReq hits 128011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_hits::total 825307 # number of ReadReq hits 128111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::writebacks 4159646 # number of WritebackDirty hits 128211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_hits::total 4159646 # number of WritebackDirty hits 128311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_hits::writebacks 8284827 # number of WritebackClean hits 128411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_hits::total 8284827 # number of WritebackClean hits 128511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::cpu0.data 23 # number of UpgradeReq hits 128611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_hits::total 23 # number of UpgradeReq hits 128711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 2 # number of SCUpgradeReq hits 128811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_hits::total 2 # number of SCUpgradeReq hits 128911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_hits::cpu0.data 995756 # number of ReadExReq hits 129011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_hits::total 995756 # number of ReadExReq hits 129111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst 5493946 # number of ReadCleanReq hits 129211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_hits::total 5493946 # number of ReadCleanReq hits 129311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::cpu0.data 3273779 # number of ReadSharedReq hits 129411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_hits::total 3273779 # number of ReadSharedReq hits 129511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::cpu0.data 166627 # number of InvalidateReq hits 129611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_hits::total 166627 # number of InvalidateReq hits 129711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.dtb.walker 639992 # number of demand (read+write) hits 129811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.itb.walker 185315 # number of demand (read+write) hits 129911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.inst 5493946 # number of demand (read+write) hits 130011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::cpu0.data 4269535 # number of demand (read+write) hits 130111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_hits::total 10588788 # number of demand (read+write) hits 130211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.dtb.walker 639992 # number of overall hits 130311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.itb.walker 185315 # number of overall hits 130411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.inst 5493946 # number of overall hits 130511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::cpu0.data 4269535 # number of overall hits 130611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_hits::total 10588788 # number of overall hits 130711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 23429 # number of ReadReq misses 130811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 11592 # number of ReadReq misses 130911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_misses::total 35021 # number of ReadReq misses 131011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::cpu0.data 269158 # number of UpgradeReq misses 131111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_misses::total 269158 # number of UpgradeReq misses 131211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 197304 # number of SCUpgradeReq misses 131311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_misses::total 197304 # number of SCUpgradeReq misses 131411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 5 # number of SCUpgradeFailReq misses 131511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_misses::total 5 # number of SCUpgradeFailReq misses 131611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_misses::cpu0.data 301043 # number of ReadExReq misses 131711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_misses::total 301043 # number of ReadExReq misses 131811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst 593373 # number of ReadCleanReq misses 131911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_misses::total 593373 # number of ReadCleanReq misses 132011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::cpu0.data 1093007 # number of ReadSharedReq misses 132111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_misses::total 1093007 # number of ReadSharedReq misses 132211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::cpu0.data 623543 # number of InvalidateReq misses 132311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_misses::total 623543 # number of InvalidateReq misses 132411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.dtb.walker 23429 # number of demand (read+write) misses 132511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.itb.walker 11592 # number of demand (read+write) misses 132611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.inst 593373 # number of demand (read+write) misses 132711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::cpu0.data 1394050 # number of demand (read+write) misses 132811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_misses::total 2022444 # number of demand (read+write) misses 132911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.dtb.walker 23429 # number of overall misses 133011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.itb.walker 11592 # number of overall misses 133111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.inst 593373 # number of overall misses 133211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::cpu0.data 1394050 # number of overall misses 133311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_misses::total 2022444 # number of overall misses 133411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 862921500 # number of ReadReq miss cycles 133511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 562577500 # number of ReadReq miss cycles 133611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_latency::total 1425499000 # number of ReadReq miss cycles 133711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 983366500 # number of UpgradeReq miss cycles 133811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_latency::total 983366500 # number of UpgradeReq miss cycles 133911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 308777000 # number of SCUpgradeReq miss cycles 134011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_latency::total 308777000 # number of SCUpgradeReq miss cycles 134111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 2366500 # number of SCUpgradeFailReq miss cycles 134211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 2366500 # number of SCUpgradeFailReq miss cycles 134311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 18857416997 # number of ReadExReq miss cycles 134411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_latency::total 18857416997 # number of ReadExReq miss cycles 134511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst 22027267000 # number of ReadCleanReq miss cycles 134611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_latency::total 22027267000 # number of ReadCleanReq miss cycles 134711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 45190340989 # number of ReadSharedReq miss cycles 134811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_latency::total 45190340989 # number of ReadSharedReq miss cycles 134911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data 290057500 # number of InvalidateReq miss cycles 135011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_latency::total 290057500 # number of InvalidateReq miss cycles 135111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 862921500 # number of demand (read+write) miss cycles 135211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 562577500 # number of demand (read+write) miss cycles 135311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.inst 22027267000 # number of demand (read+write) miss cycles 135411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::cpu0.data 64047757986 # number of demand (read+write) miss cycles 135511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_latency::total 87500523986 # number of demand (read+write) miss cycles 135611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 862921500 # number of overall miss cycles 135711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 562577500 # number of overall miss cycles 135811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.inst 22027267000 # number of overall miss cycles 135911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::cpu0.data 64047757986 # number of overall miss cycles 136011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_latency::total 87500523986 # number of overall miss cycles 136111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 663421 # number of ReadReq accesses(hits+misses) 136211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 196907 # number of ReadReq accesses(hits+misses) 136311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_accesses::total 860328 # number of ReadReq accesses(hits+misses) 136411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::writebacks 4159646 # number of WritebackDirty accesses(hits+misses) 136511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackDirty_accesses::total 4159646 # number of WritebackDirty accesses(hits+misses) 136611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::writebacks 8284827 # number of WritebackClean accesses(hits+misses) 136711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WritebackClean_accesses::total 8284827 # number of WritebackClean accesses(hits+misses) 136811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 269181 # number of UpgradeReq accesses(hits+misses) 136911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_accesses::total 269181 # number of UpgradeReq accesses(hits+misses) 137011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 197306 # number of SCUpgradeReq accesses(hits+misses) 137111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_accesses::total 197306 # number of SCUpgradeReq accesses(hits+misses) 137211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 5 # number of SCUpgradeFailReq accesses(hits+misses) 137311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_accesses::total 5 # number of SCUpgradeFailReq accesses(hits+misses) 137411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1296799 # number of ReadExReq accesses(hits+misses) 137511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_accesses::total 1296799 # number of ReadExReq accesses(hits+misses) 137611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst 6087319 # number of ReadCleanReq accesses(hits+misses) 137711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_accesses::total 6087319 # number of ReadCleanReq accesses(hits+misses) 137811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data 4366786 # number of ReadSharedReq accesses(hits+misses) 137911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_accesses::total 4366786 # number of ReadSharedReq accesses(hits+misses) 138011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::cpu0.data 790170 # number of InvalidateReq accesses(hits+misses) 138111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_accesses::total 790170 # number of InvalidateReq accesses(hits+misses) 138211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 663421 # number of demand (read+write) accesses 138311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.itb.walker 196907 # number of demand (read+write) accesses 138411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.inst 6087319 # number of demand (read+write) accesses 138511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::cpu0.data 5663585 # number of demand (read+write) accesses 138611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_accesses::total 12611232 # number of demand (read+write) accesses 138711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 663421 # number of overall (read+write) accesses 138811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.itb.walker 196907 # number of overall (read+write) accesses 138911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.inst 6087319 # number of overall (read+write) accesses 139011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::cpu0.data 5663585 # number of overall (read+write) accesses 139111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_accesses::total 12611232 # number of overall (read+write) accesses 139211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.035315 # miss rate for ReadReq accesses 139311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.058870 # miss rate for ReadReq accesses 139411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_miss_rate::total 0.040707 # miss rate for ReadReq accesses 139511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.999915 # miss rate for UpgradeReq accesses 139611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_miss_rate::total 0.999915 # miss rate for UpgradeReq accesses 139711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.999990 # miss rate for SCUpgradeReq accesses 139811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.999990 # miss rate for SCUpgradeReq accesses 139910576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses 140010576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 140111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.232143 # miss rate for ReadExReq accesses 140211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_miss_rate::total 0.232143 # miss rate for ReadExReq accesses 140311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst 0.097477 # miss rate for ReadCleanReq accesses 140411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_miss_rate::total 0.097477 # miss rate for ReadCleanReq accesses 140511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data 0.250300 # miss rate for ReadSharedReq accesses 140611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_miss_rate::total 0.250300 # miss rate for ReadSharedReq accesses 140711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data 0.789125 # miss rate for InvalidateReq accesses 140811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_miss_rate::total 0.789125 # miss rate for InvalidateReq accesses 140911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.035315 # miss rate for demand accesses 141011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.058870 # miss rate for demand accesses 141111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.097477 # miss rate for demand accesses 141211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::cpu0.data 0.246143 # miss rate for demand accesses 141311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_miss_rate::total 0.160368 # miss rate for demand accesses 141411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.035315 # miss rate for overall accesses 141511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.058870 # miss rate for overall accesses 141611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.097477 # miss rate for overall accesses 141711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::cpu0.data 0.246143 # miss rate for overall accesses 141811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_miss_rate::total 0.160368 # miss rate for overall accesses 141911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 36831.341500 # average ReadReq miss latency 142011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 48531.530366 # average ReadReq miss latency 142111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_miss_latency::total 40704.120385 # average ReadReq miss latency 142211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 3653.491629 # average UpgradeReq miss latency 142311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 3653.491629 # average UpgradeReq miss latency 142411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 1564.980943 # average SCUpgradeReq miss latency 142511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 1564.980943 # average SCUpgradeReq miss latency 142611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 473300 # average SCUpgradeFailReq miss latency 142711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 473300 # average SCUpgradeFailReq miss latency 142811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 62640.277293 # average ReadExReq miss latency 142911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_miss_latency::total 62640.277293 # average ReadExReq miss latency 143011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 37122.125543 # average ReadCleanReq miss latency 143111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 37122.125543 # average ReadCleanReq miss latency 143211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 41344.969418 # average ReadSharedReq miss latency 143311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 41344.969418 # average ReadSharedReq miss latency 143411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data 465.176419 # average InvalidateReq miss latency 143511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_miss_latency::total 465.176419 # average InvalidateReq miss latency 143611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 36831.341500 # average overall miss latency 143711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 48531.530366 # average overall miss latency 143811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 37122.125543 # average overall miss latency 143911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 45943.659113 # average overall miss latency 144011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_miss_latency::total 43264.745024 # average overall miss latency 144111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 36831.341500 # average overall miss latency 144211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 48531.530366 # average overall miss latency 144311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 37122.125543 # average overall miss latency 144411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 45943.659113 # average overall miss latency 144511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_miss_latency::total 43264.745024 # average overall miss latency 144611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.blocked_cycles::no_mshrs 1347 # number of cycles access was blocked 144710576Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 144811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.blocked::no_mshrs 28 # number of cycles access was blocked 144910576Sandreas.hansson@arm.comsystem.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked 145011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_mshrs 48.107143 # average number of cycles each access was blocked 145110576Sandreas.hansson@arm.comsystem.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 145211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.unused_prefetches 49330 # number of HardPF blocks evicted w/o reference 145311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.writebacks::writebacks 1802209 # number of writebacks 145411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.writebacks::total 1802209 # number of writebacks 145511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker 136 # number of ReadReq MSHR hits 145611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker 303 # number of ReadReq MSHR hits 145711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_hits::total 439 # number of ReadReq MSHR hits 145811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 20845 # number of ReadExReq MSHR hits 145911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_hits::total 20845 # number of ReadExReq MSHR hits 146011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst 2 # number of ReadCleanReq MSHR hits 146111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_hits::total 2 # number of ReadCleanReq MSHR hits 146211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data 4784 # number of ReadSharedReq MSHR hits 146311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_hits::total 4784 # number of ReadSharedReq MSHR hits 146411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_hits::cpu0.data 6 # number of InvalidateReq MSHR hits 146511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_hits::total 6 # number of InvalidateReq MSHR hits 146611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker 136 # number of demand (read+write) MSHR hits 146711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker 303 # number of demand (read+write) MSHR hits 146811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.inst 2 # number of demand (read+write) MSHR hits 146911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::cpu0.data 25629 # number of demand (read+write) MSHR hits 147011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_hits::total 26070 # number of demand (read+write) MSHR hits 147111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker 136 # number of overall MSHR hits 147211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker 303 # number of overall MSHR hits 147311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.inst 2 # number of overall MSHR hits 147411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::cpu0.data 25629 # number of overall MSHR hits 147511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_hits::total 26070 # number of overall MSHR hits 147611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 23293 # number of ReadReq MSHR misses 147711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 11289 # number of ReadReq MSHR misses 147811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_misses::total 34582 # number of ReadReq MSHR misses 147911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 895757 # number of HardPFReq MSHR misses 148011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_misses::total 895757 # number of HardPFReq MSHR misses 148111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 269158 # number of UpgradeReq MSHR misses 148211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_misses::total 269158 # number of UpgradeReq MSHR misses 148311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 197304 # number of SCUpgradeReq MSHR misses 148411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 197304 # number of SCUpgradeReq MSHR misses 148511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 5 # number of SCUpgradeFailReq MSHR misses 148611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 5 # number of SCUpgradeFailReq MSHR misses 148711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 280198 # number of ReadExReq MSHR misses 148811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_misses::total 280198 # number of ReadExReq MSHR misses 148911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst 593371 # number of ReadCleanReq MSHR misses 149011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_misses::total 593371 # number of ReadCleanReq MSHR misses 149111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data 1088223 # number of ReadSharedReq MSHR misses 149211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_misses::total 1088223 # number of ReadSharedReq MSHR misses 149311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data 623537 # number of InvalidateReq MSHR misses 149411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_misses::total 623537 # number of InvalidateReq MSHR misses 149511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 23293 # number of demand (read+write) MSHR misses 149611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 11289 # number of demand (read+write) MSHR misses 149711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.inst 593371 # number of demand (read+write) MSHR misses 149811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::cpu0.data 1368421 # number of demand (read+write) MSHR misses 149911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_misses::total 1996374 # number of demand (read+write) MSHR misses 150011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 23293 # number of overall MSHR misses 150111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 11289 # number of overall MSHR misses 150211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.inst 593371 # number of overall MSHR misses 150311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.data 1368421 # number of overall MSHR misses 150411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 895757 # number of overall MSHR misses 150511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_misses::total 2892131 # number of overall MSHR misses 150611201Sandreas.hansson@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst 21293 # number of ReadReq MSHR uncacheable 150711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data 16980 # number of ReadReq MSHR uncacheable 150811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable::total 38273 # number of ReadReq MSHR uncacheable 150911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data 18801 # number of WriteReq MSHR uncacheable 151011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.WriteReq_mshr_uncacheable::total 18801 # number of WriteReq MSHR uncacheable 151111201Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst 21293 # number of overall MSHR uncacheable misses 151211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data 35781 # number of overall MSHR uncacheable misses 151311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_misses::total 57074 # number of overall MSHR uncacheable misses 151411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 720471000 # number of ReadReq MSHR miss cycles 151511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 489799000 # number of ReadReq MSHR miss cycles 151611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_latency::total 1210270000 # number of ReadReq MSHR miss cycles 151711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 58575065392 # number of HardPFReq MSHR miss cycles 151811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 58575065392 # number of HardPFReq MSHR miss cycles 151911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 4984780995 # number of UpgradeReq MSHR miss cycles 152011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 4984780995 # number of UpgradeReq MSHR miss cycles 152111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 3032798496 # number of SCUpgradeReq MSHR miss cycles 152211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 3032798496 # number of SCUpgradeReq MSHR miss cycles 152311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 2000500 # number of SCUpgradeFailReq MSHR miss cycles 152411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2000500 # number of SCUpgradeFailReq MSHR miss cycles 152511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 14111841497 # number of ReadExReq MSHR miss cycles 152611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 14111841497 # number of ReadExReq MSHR miss cycles 152711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst 18467014500 # number of ReadCleanReq MSHR miss cycles 152811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total 18467014500 # number of ReadCleanReq MSHR miss cycles 152911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 38294410989 # number of ReadSharedReq MSHR miss cycles 153011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 38294410989 # number of ReadSharedReq MSHR miss cycles 153111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data 22764184995 # number of InvalidateReq MSHR miss cycles 153211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total 22764184995 # number of InvalidateReq MSHR miss cycles 153311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 720471000 # number of demand (read+write) MSHR miss cycles 153411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 489799000 # number of demand (read+write) MSHR miss cycles 153511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 18467014500 # number of demand (read+write) MSHR miss cycles 153611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 52406252486 # number of demand (read+write) MSHR miss cycles 153711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_latency::total 72083536986 # number of demand (read+write) MSHR miss cycles 153811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 720471000 # number of overall MSHR miss cycles 153911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 489799000 # number of overall MSHR miss cycles 154011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 18467014500 # number of overall MSHR miss cycles 154111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 52406252486 # number of overall MSHR miss cycles 154211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 58575065392 # number of overall MSHR miss cycles 154311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_latency::total 130658602378 # number of overall MSHR miss cycles 154411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 1867460000 # number of ReadReq MSHR uncacheable cycles 154511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 2997239500 # number of ReadReq MSHR uncacheable cycles 154611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 4864699500 # number of ReadReq MSHR uncacheable cycles 154711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 1867460000 # number of overall MSHR uncacheable cycles 154811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 2997239500 # number of overall MSHR uncacheable cycles 154911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_uncacheable_latency::total 4864699500 # number of overall MSHR uncacheable cycles 155011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.035110 # mshr miss rate for ReadReq accesses 155111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.057332 # mshr miss rate for ReadReq accesses 155211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.040196 # mshr miss rate for ReadReq accesses 155310576Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 155410576Sandreas.hansson@arm.comsystem.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 155511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.999915 # mshr miss rate for UpgradeReq accesses 155611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.999915 # mshr miss rate for UpgradeReq accesses 155711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.999990 # mshr miss rate for SCUpgradeReq accesses 155811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.999990 # mshr miss rate for SCUpgradeReq accesses 155910576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses 156010576Sandreas.hansson@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 156111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.216069 # mshr miss rate for ReadExReq accesses 156211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.216069 # mshr miss rate for ReadExReq accesses 156311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst 0.097477 # mshr miss rate for ReadCleanReq accesses 156411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total 0.097477 # mshr miss rate for ReadCleanReq accesses 156511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data 0.249205 # mshr miss rate for ReadSharedReq accesses 156611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total 0.249205 # mshr miss rate for ReadSharedReq accesses 156711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data 0.789118 # mshr miss rate for InvalidateReq accesses 156811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total 0.789118 # mshr miss rate for InvalidateReq accesses 156911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.035110 # mshr miss rate for demand accesses 157011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.057332 # mshr miss rate for demand accesses 157111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.097477 # mshr miss rate for demand accesses 157211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.241617 # mshr miss rate for demand accesses 157311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_mshr_miss_rate::total 0.158301 # mshr miss rate for demand accesses 157411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.035110 # mshr miss rate for overall accesses 157511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.057332 # mshr miss rate for overall accesses 157611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.097477 # mshr miss rate for overall accesses 157711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.241617 # mshr miss rate for overall accesses 157810576Sandreas.hansson@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses 157911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_mshr_miss_rate::total 0.229330 # mshr miss rate for overall accesses 158011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 30930.794659 # average ReadReq mshr miss latency 158111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 43387.279653 # average ReadReq mshr miss latency 158211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 34997.108322 # average ReadReq mshr miss latency 158311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 65391.691488 # average HardPFReq mshr miss latency 158411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 65391.691488 # average HardPFReq mshr miss latency 158511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 18519.906505 # average UpgradeReq mshr miss latency 158611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18519.906505 # average UpgradeReq mshr miss latency 158711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15371.196205 # average SCUpgradeReq mshr miss latency 158811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15371.196205 # average SCUpgradeReq mshr miss latency 158911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 400100 # average SCUpgradeFailReq mshr miss latency 159011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 400100 # average SCUpgradeFailReq mshr miss latency 159111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 50363.819503 # average ReadExReq mshr miss latency 159211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 50363.819503 # average ReadExReq mshr miss latency 159311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 31122.206006 # average ReadCleanReq mshr miss latency 159411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 31122.206006 # average ReadCleanReq mshr miss latency 159511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 35189.856297 # average ReadSharedReq mshr miss latency 159611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 35189.856297 # average ReadSharedReq mshr miss latency 159711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 36508.154280 # average InvalidateReq mshr miss latency 159811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 36508.154280 # average InvalidateReq mshr miss latency 159911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 30930.794659 # average overall mshr miss latency 160011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 43387.279653 # average overall mshr miss latency 160111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 31122.206006 # average overall mshr miss latency 160211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 38296.878290 # average overall mshr miss latency 160311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.demand_avg_mshr_miss_latency::total 36107.230903 # average overall mshr miss latency 160411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 30930.794659 # average overall mshr miss latency 160511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 43387.279653 # average overall mshr miss latency 160611680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 31122.206006 # average overall mshr miss latency 160711680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 38296.878290 # average overall mshr miss latency 160811680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 65391.691488 # average overall mshr miss latency 160911680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_miss_latency::total 45177.276679 # average overall mshr miss latency 161011680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 87703.000986 # average ReadReq mshr uncacheable latency 161111680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 176515.871614 # average ReadReq mshr uncacheable latency 161211680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 127105.256970 # average ReadReq mshr uncacheable latency 161311680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 87703.000986 # average overall mshr uncacheable latency 161411680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 83766.230681 # average overall mshr uncacheable latency 161511680SCurtis.Dunham@arm.comsystem.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 85234.949364 # average overall mshr uncacheable latency 161611680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_requests 25828303 # Total number of requests made to the snoop filter. 161711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_requests 13287358 # Number of requests hitting in the snoop filter with a single holder of the requested data. 161811680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_requests 1712 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 161911680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.tot_snoops 676521 # Total number of snoops made to the snoop filter. 162011680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_single_snoops 676518 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 162111680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_filter.hit_multi_snoops 3 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 162211680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 162311680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadReq 990165 # Transaction distribution 162411680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadResp 11537181 # Transaction distribution 162511680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadRespWithInvalidate 1 # Transaction distribution 162611680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteReq 18801 # Transaction distribution 162711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WriteResp 18801 # Transaction distribution 162811680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackDirty 5966642 # Transaction distribution 162911680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::WritebackClean 8286555 # Transaction distribution 163011680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::CleanEvict 1378403 # Transaction distribution 163111680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFReq 1136481 # Transaction distribution 163211680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::HardPFResp 14 # Transaction distribution 163311680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeReq 480580 # Transaction distribution 163411680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeReq 352407 # Transaction distribution 163511680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeResp 530357 # Transaction distribution 163611680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 77 # Transaction distribution 163711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::UpgradeFailResp 133 # Transaction distribution 163811680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExReq 1327096 # Transaction distribution 163911680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadExResp 1303956 # Transaction distribution 164011680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadCleanReq 6087350 # Transaction distribution 164111680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::ReadSharedReq 5339261 # Transaction distribution 164211680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateReq 842479 # Transaction distribution 164311680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.trans_dist::InvalidateResp 790170 # Transaction distribution 164411680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 18304055 # Packet count per connected master and slave (bytes) 164511680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 20435509 # Packet count per connected master and slave (bytes) 164611680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 413815 # Packet count per connected master and slave (bytes) 164711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1398403 # Packet count per connected master and slave (bytes) 164811680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_count::total 40551782 # Packet count per connected master and slave (bytes) 164911680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 779484304 # Cumulative packet size per connected master and slave (bytes) 165011680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 775974521 # Cumulative packet size per connected master and slave (bytes) 165111680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1575256 # Cumulative packet size per connected master and slave (bytes) 165211680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 5307368 # Cumulative packet size per connected master and slave (bytes) 165311680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.pkt_size::total 1562341449 # Cumulative packet size per connected master and slave (bytes) 165411680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoops 5999180 # Total snoops (count) 165511680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoopTraffic 122789024 # Total snoop traffic (bytes) 165611680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::samples 19760108 # Request fanout histogram 165711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::mean 0.053277 # Request fanout histogram 165811680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::stdev 0.224586 # Request fanout histogram 165910576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 166011680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::0 18707349 94.67% 94.67% # Request fanout histogram 166111680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::1 1052756 5.33% 100.00% # Request fanout histogram 166211680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::2 3 0.00% 100.00% # Request fanout histogram 166310576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 166411138Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 166510827Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 166611680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoop_fanout::total 19760108 # Request fanout histogram 166711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.reqLayer0.occupancy 25687014453 # Layer occupancy (ticks) 166811502SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 166911680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.snoopLayer0.occupancy 182391125 # Layer occupancy (ticks) 167010576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 167111680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer0.occupancy 9158694684 # Layer occupancy (ticks) 167210576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 167311680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer1.occupancy 9158841551 # Layer occupancy (ticks) 167410576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 167511680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer2.occupancy 217386526 # Layer occupancy (ticks) 167610576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 167711680SCurtis.Dunham@arm.comsystem.cpu0.toL2Bus.respLayer3.occupancy 735766915 # Layer occupancy (ticks) 167810576Sandreas.hansson@arm.comsystem.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 167911680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.lookups 134369829 # Number of BP lookups 168011680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.condPredicted 89463085 # Number of conditional branches predicted 168111680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.condIncorrect 6609561 # Number of conditional branches incorrect 168211680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.BTBLookups 94230263 # Number of BTB lookups 168311680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.BTBHits 58109960 # Number of BTB hits 168410576Sandreas.hansson@arm.comsystem.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 168511680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.BTBHitPct 61.668044 # BTB Hit Percentage 168611680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.usedRAS 17839939 # Number of times the RAS was used to get a target. 168711680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.RASInCorrect 183627 # Number of incorrect RAS predictions. 168811680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.indirectLookups 4347444 # Number of indirect predictor lookups. 168911680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.indirectHits 2695405 # Number of indirect target hits. 169011680SCurtis.Dunham@arm.comsystem.cpu1.branchPred.indirectMisses 1652039 # Number of indirect misses. 169111680SCurtis.Dunham@arm.comsystem.cpu1.branchPredindirectMispredicted 417102 # Number of mispredicted indirect branches. 169211680SCurtis.Dunham@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 169310628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 169410628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 169510628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 169610628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 169710628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 169810628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 169910628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 170010628Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 170110576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 170210576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 170310576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 170410576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 170510576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 170610576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 170710576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 170810576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 170910576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 171010576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 171110576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 171210576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 171310576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 171410576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 171510576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 171610576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 171710576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 171810576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 171910576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 172010576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 172110576Sandreas.hansson@arm.comsystem.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 172211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 172311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walks 561952 # Table walker walks requested 172411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksLong 561952 # Table walker walks initiated with long descriptors 172511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level2 11814 # Level at which table walker walks with long descriptors terminate 172611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksLongTerminationLevel::Level3 88087 # Level at which table walker walks with long descriptors terminate 172711680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksSquashedBefore 261651 # Table walks squashed before starting 172811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::samples 300301 # Table walker wait (enqueue to first request) latency 172911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::mean 2363.057399 # Table walker wait (enqueue to first request) latency 173011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::stdev 13317.227915 # Table walker wait (enqueue to first request) latency 173111680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::0-65535 298048 99.25% 99.25% # Table walker wait (enqueue to first request) latency 173211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::65536-131071 1567 0.52% 99.77% # Table walker wait (enqueue to first request) latency 173311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::131072-196607 436 0.15% 99.92% # Table walker wait (enqueue to first request) latency 173411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::196608-262143 167 0.06% 99.97% # Table walker wait (enqueue to first request) latency 173511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::262144-327679 36 0.01% 99.98% # Table walker wait (enqueue to first request) latency 173611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::327680-393215 40 0.01% 100.00% # Table walker wait (enqueue to first request) latency 173711680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::393216-458751 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency 173811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::458752-524287 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 173911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::589824-655359 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 174011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkWaitTime::total 300301 # Table walker wait (enqueue to first request) latency 174111680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::samples 287935 # Table walker service (enqueue to completion) latency 174211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::mean 21029.369476 # Table walker service (enqueue to completion) latency 174311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::gmean 18280.568505 # Table walker service (enqueue to completion) latency 174411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::stdev 15111.837725 # Table walker service (enqueue to completion) latency 174511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::0-65535 285795 99.26% 99.26% # Table walker service (enqueue to completion) latency 174611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::65536-131071 1436 0.50% 99.76% # Table walker service (enqueue to completion) latency 174711680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::131072-196607 377 0.13% 99.89% # Table walker service (enqueue to completion) latency 174811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::196608-262143 181 0.06% 99.95% # Table walker service (enqueue to completion) latency 174911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::262144-327679 86 0.03% 99.98% # Table walker service (enqueue to completion) latency 175011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::327680-393215 29 0.01% 99.99% # Table walker service (enqueue to completion) latency 175111680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::393216-458751 11 0.00% 99.99% # Table walker service (enqueue to completion) latency 175211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::458752-524287 3 0.00% 99.99% # Table walker service (enqueue to completion) latency 175311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::524288-589823 1 0.00% 99.99% # Table walker service (enqueue to completion) latency 175411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::589824-655359 16 0.01% 100.00% # Table walker service (enqueue to completion) latency 175511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkCompletionTime::total 287935 # Table walker service (enqueue to completion) latency 175611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::samples 466714959496 # Table walker pending requests distribution 175711680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::mean 0.597643 # Table walker pending requests distribution 175811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::stdev 0.555516 # Table walker pending requests distribution 175911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::0-1 465490623496 99.74% 99.74% # Table walker pending requests distribution 176011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::2-3 621983000 0.13% 99.87% # Table walker pending requests distribution 176111680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::4-5 266845500 0.06% 99.93% # Table walker pending requests distribution 176211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::6-7 131382500 0.03% 99.96% # Table walker pending requests distribution 176311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::8-9 96036000 0.02% 99.98% # Table walker pending requests distribution 176411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::10-11 60845000 0.01% 99.99% # Table walker pending requests distribution 176511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::12-13 18797500 0.00% 99.99% # Table walker pending requests distribution 176611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::14-15 27878000 0.01% 100.00% # Table walker pending requests distribution 176711680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::16-17 546500 0.00% 100.00% # Table walker pending requests distribution 176811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::18-19 22000 0.00% 100.00% # Table walker pending requests distribution 176911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walksPending::total 466714959496 # Table walker pending requests distribution 177011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkPageSizes::4K 88088 88.17% 88.17% # Table walker page sizes translated 177111680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkPageSizes::2M 11814 11.83% 100.00% # Table walker page sizes translated 177211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkPageSizes::total 99902 # Table walker page sizes translated 177311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 561952 # Table walker requests started/completed, data/inst 177410628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 177511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Requested::total 561952 # Table walker requests started/completed, data/inst 177611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 99902 # Table walker requests started/completed, data/inst 177710628Sandreas.hansson@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 177811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin_Completed::total 99902 # Table walker requests started/completed, data/inst 177911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.walker.walkRequestOrigin::total 661854 # Table walker requests started/completed, data/inst 178010576Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_hits 0 # ITB inst hits 178110576Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_misses 0 # ITB inst misses 178211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.read_hits 97791245 # DTB read hits 178311680SCurtis.Dunham@arm.comsystem.cpu1.dtb.read_misses 385118 # DTB read misses 178411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.write_hits 81245431 # DTB write hits 178511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.write_misses 176834 # DTB write misses 178611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_tlb 16 # Number of times complete TLB was flushed 178710576Sandreas.hansson@arm.comsystem.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 178811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_tlb_mva_asid 45792 # Number of times TLB was flushed by MVA & ASID 178911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_tlb_asid 1079 # Number of times TLB was flushed by ASID 179011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.flush_entries 36850 # Number of entries that have been flushed from TLB 179111680SCurtis.Dunham@arm.comsystem.cpu1.dtb.align_faults 268 # Number of TLB faults due to alignment restrictions 179211680SCurtis.Dunham@arm.comsystem.cpu1.dtb.prefetch_faults 6109 # Number of TLB faults due to prefetch 179310576Sandreas.hansson@arm.comsystem.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 179411680SCurtis.Dunham@arm.comsystem.cpu1.dtb.perms_faults 40755 # Number of TLB faults due to permissions restrictions 179511680SCurtis.Dunham@arm.comsystem.cpu1.dtb.read_accesses 98176363 # DTB read accesses 179611680SCurtis.Dunham@arm.comsystem.cpu1.dtb.write_accesses 81422265 # DTB write accesses 179710576Sandreas.hansson@arm.comsystem.cpu1.dtb.inst_accesses 0 # ITB inst accesses 179811680SCurtis.Dunham@arm.comsystem.cpu1.dtb.hits 179036676 # DTB hits 179911680SCurtis.Dunham@arm.comsystem.cpu1.dtb.misses 561952 # DTB misses 180011680SCurtis.Dunham@arm.comsystem.cpu1.dtb.accesses 179598628 # DTB accesses 180111680SCurtis.Dunham@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 180210628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 180310628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 180410628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 180510628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 180610628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 180710628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 180810628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 180910628Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 181010576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 181110576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 181210576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 181310576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 181410576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 181510576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 181610576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 181710576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 181810576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 181910576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 182010576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 182110576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 182210576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 182310576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 182410576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 182510576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 182610576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 182710576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 182810576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits 182910576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses 183010576Sandreas.hansson@arm.comsystem.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 183111680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 183211680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walks 84407 # Table walker walks requested 183311680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksLong 84407 # Table walker walks initiated with long descriptors 183411680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level2 1027 # Level at which table walker walks with long descriptors terminate 183511680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksLongTerminationLevel::Level3 60740 # Level at which table walker walks with long descriptors terminate 183611680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksSquashedBefore 10156 # Table walks squashed before starting 183711680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::samples 74251 # Table walker wait (enqueue to first request) latency 183811680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::mean 1057.238286 # Table walker wait (enqueue to first request) latency 183911680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::stdev 8622.114888 # Table walker wait (enqueue to first request) latency 184011680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::0-65535 74015 99.68% 99.68% # Table walker wait (enqueue to first request) latency 184111680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::65536-131071 199 0.27% 99.95% # Table walker wait (enqueue to first request) latency 184211680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::131072-196607 18 0.02% 99.97% # Table walker wait (enqueue to first request) latency 184311680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::196608-262143 10 0.01% 99.99% # Table walker wait (enqueue to first request) latency 184411680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::262144-327679 5 0.01% 99.99% # Table walker wait (enqueue to first request) latency 184511680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::327680-393215 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 184611680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::524288-589823 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency 184711680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::589824-655359 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency 184811680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkWaitTime::total 74251 # Table walker wait (enqueue to first request) latency 184911680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::samples 71923 # Table walker service (enqueue to completion) latency 185011680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::mean 24988.821378 # Table walker service (enqueue to completion) latency 185111680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::gmean 22597.090075 # Table walker service (enqueue to completion) latency 185211680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::stdev 18666.984039 # Table walker service (enqueue to completion) latency 185311680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::0-65535 70820 98.47% 98.47% # Table walker service (enqueue to completion) latency 185411680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::65536-131071 715 0.99% 99.46% # Table walker service (enqueue to completion) latency 185511680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::131072-196607 265 0.37% 99.83% # Table walker service (enqueue to completion) latency 185611680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::196608-262143 63 0.09% 99.92% # Table walker service (enqueue to completion) latency 185711680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::262144-327679 24 0.03% 99.95% # Table walker service (enqueue to completion) latency 185811680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::327680-393215 16 0.02% 99.97% # Table walker service (enqueue to completion) latency 185911680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::393216-458751 3 0.00% 99.98% # Table walker service (enqueue to completion) latency 186011680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::458752-524287 3 0.00% 99.98% # Table walker service (enqueue to completion) latency 186111680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::524288-589823 2 0.00% 99.98% # Table walker service (enqueue to completion) latency 186211680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::589824-655359 10 0.01% 100.00% # Table walker service (enqueue to completion) latency 186311680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::655360-720895 2 0.00% 100.00% # Table walker service (enqueue to completion) latency 186411680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkCompletionTime::total 71923 # Table walker service (enqueue to completion) latency 186511680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::samples 410850107648 # Table walker pending requests distribution 186611680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::mean 0.878728 # Table walker pending requests distribution 186711680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::stdev 0.326631 # Table walker pending requests distribution 186811680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::0 49848543788 12.13% 12.13% # Table walker pending requests distribution 186911680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::1 360979116860 87.86% 99.99% # Table walker pending requests distribution 187011680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::2 21177000 0.01% 100.00% # Table walker pending requests distribution 187111680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::3 1227500 0.00% 100.00% # Table walker pending requests distribution 187211680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::4 42500 0.00% 100.00% # Table walker pending requests distribution 187311680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walksPending::total 410850107648 # Table walker pending requests distribution 187411680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkPageSizes::4K 60740 98.34% 98.34% # Table walker page sizes translated 187511680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkPageSizes::2M 1027 1.66% 100.00% # Table walker page sizes translated 187611680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkPageSizes::total 61767 # Table walker page sizes translated 187710628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 187811680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 84407 # Table walker requests started/completed, data/inst 187911680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Requested::total 84407 # Table walker requests started/completed, data/inst 188010628Sandreas.hansson@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 188111680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 61767 # Table walker requests started/completed, data/inst 188211680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin_Completed::total 61767 # Table walker requests started/completed, data/inst 188311680SCurtis.Dunham@arm.comsystem.cpu1.itb.walker.walkRequestOrigin::total 146174 # Table walker requests started/completed, data/inst 188411680SCurtis.Dunham@arm.comsystem.cpu1.itb.inst_hits 210802915 # ITB inst hits 188511680SCurtis.Dunham@arm.comsystem.cpu1.itb.inst_misses 84407 # ITB inst misses 188610576Sandreas.hansson@arm.comsystem.cpu1.itb.read_hits 0 # DTB read hits 188710576Sandreas.hansson@arm.comsystem.cpu1.itb.read_misses 0 # DTB read misses 188810576Sandreas.hansson@arm.comsystem.cpu1.itb.write_hits 0 # DTB write hits 188910576Sandreas.hansson@arm.comsystem.cpu1.itb.write_misses 0 # DTB write misses 189011680SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_tlb 16 # Number of times complete TLB was flushed 189110576Sandreas.hansson@arm.comsystem.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 189211680SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_tlb_mva_asid 45792 # Number of times TLB was flushed by MVA & ASID 189311680SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_tlb_asid 1079 # Number of times TLB was flushed by ASID 189411680SCurtis.Dunham@arm.comsystem.cpu1.itb.flush_entries 26222 # Number of entries that have been flushed from TLB 189510576Sandreas.hansson@arm.comsystem.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 189610576Sandreas.hansson@arm.comsystem.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 189710576Sandreas.hansson@arm.comsystem.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 189811680SCurtis.Dunham@arm.comsystem.cpu1.itb.perms_faults 208943 # Number of TLB faults due to permissions restrictions 189910576Sandreas.hansson@arm.comsystem.cpu1.itb.read_accesses 0 # DTB read accesses 190010576Sandreas.hansson@arm.comsystem.cpu1.itb.write_accesses 0 # DTB write accesses 190111680SCurtis.Dunham@arm.comsystem.cpu1.itb.inst_accesses 210887322 # ITB inst accesses 190211680SCurtis.Dunham@arm.comsystem.cpu1.itb.hits 210802915 # DTB hits 190311680SCurtis.Dunham@arm.comsystem.cpu1.itb.misses 84407 # DTB misses 190411680SCurtis.Dunham@arm.comsystem.cpu1.itb.accesses 210887322 # DTB accesses 190511680SCurtis.Dunham@arm.comsystem.cpu1.numPwrStateTransitions 27667 # Number of power state transitions 190611680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::samples 13834 # Distribution of time spent in the clock gated state 190711680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::mean 3399006591.183533 # Distribution of time spent in the clock gated state 190811680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::stdev 87524078188.715500 # Distribution of time spent in the clock gated state 190911680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::underflows 3453 24.96% 24.96% # Distribution of time spent in the clock gated state 191011680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::1000-5e+10 10352 74.83% 99.79% # Distribution of time spent in the clock gated state 191111680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::5e+10-1e+11 5 0.04% 99.83% # Distribution of time spent in the clock gated state 191211680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::1e+11-1.5e+11 2 0.01% 99.84% # Distribution of time spent in the clock gated state 191311680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::2e+11-2.5e+11 3 0.02% 99.86% # Distribution of time spent in the clock gated state 191411680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::4.5e+11-5e+11 2 0.01% 99.88% # Distribution of time spent in the clock gated state 191511680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::6.5e+11-7e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state 191611606Sandreas.sandberg@arm.comsystem.cpu1.pwrStateClkGateDist::7e+11-7.5e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state 191711606Sandreas.sandberg@arm.comsystem.cpu1.pwrStateClkGateDist::9e+11-9.5e+11 1 0.01% 99.90% # Distribution of time spent in the clock gated state 191811606Sandreas.sandberg@arm.comsystem.cpu1.pwrStateClkGateDist::overflows 14 0.10% 100.00% # Distribution of time spent in the clock gated state 191911606Sandreas.sandberg@arm.comsystem.cpu1.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state 192011680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::max_value 7390880477084 # Distribution of time spent in the clock gated state 192111680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateClkGateDist::total 13834 # Distribution of time spent in the clock gated state 192211680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateResidencyTicks::ON 363085536567 # Cumulative time (in ticks) in various power states 192311680SCurtis.Dunham@arm.comsystem.cpu1.pwrStateResidencyTicks::CLK_GATED 47021857182433 # Cumulative time (in ticks) in various power states 192411680SCurtis.Dunham@arm.comsystem.cpu1.numCycles 726181462 # number of cpu cycles simulated 192510576Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsStarted 0 # number of work items this cpu started 192610576Sandreas.hansson@arm.comsystem.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed 192711680SCurtis.Dunham@arm.comsystem.cpu1.fetch.icacheStallCycles 86390303 # Number of cycles fetch is stalled on an Icache miss 192811680SCurtis.Dunham@arm.comsystem.cpu1.fetch.Insts 594062843 # Number of instructions fetch has processed 192911680SCurtis.Dunham@arm.comsystem.cpu1.fetch.Branches 134369829 # Number of branches that fetch encountered 193011680SCurtis.Dunham@arm.comsystem.cpu1.fetch.predictedBranches 78645304 # Number of branches that fetch has predicted taken 193111680SCurtis.Dunham@arm.comsystem.cpu1.fetch.Cycles 601498232 # Number of cycles fetch has run and was not squashing or blocked 193211680SCurtis.Dunham@arm.comsystem.cpu1.fetch.SquashCycles 14253482 # Number of cycles fetch has spent squashing 193311680SCurtis.Dunham@arm.comsystem.cpu1.fetch.TlbCycles 1820697 # Number of cycles fetch has spent waiting for tlb 193411680SCurtis.Dunham@arm.comsystem.cpu1.fetch.MiscStallCycles 287238 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 193511680SCurtis.Dunham@arm.comsystem.cpu1.fetch.PendingTrapStallCycles 5988786 # Number of stall cycles due to pending traps 193611680SCurtis.Dunham@arm.comsystem.cpu1.fetch.PendingQuiesceStallCycles 713679 # Number of stall cycles due to pending quiesce instructions 193711680SCurtis.Dunham@arm.comsystem.cpu1.fetch.IcacheWaitRetryStallCycles 819715 # Number of stall cycles due to full MSHR 193811680SCurtis.Dunham@arm.comsystem.cpu1.fetch.CacheLines 210572695 # Number of cache lines fetched 193911680SCurtis.Dunham@arm.comsystem.cpu1.fetch.IcacheSquashes 1658938 # Number of outstanding Icache misses that were squashed 194011680SCurtis.Dunham@arm.comsystem.cpu1.fetch.ItlbSquashes 27666 # Number of outstanding ITLB misses that were squashed 194111680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::samples 704645391 # Number of instructions fetched each cycle (Total) 194211680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::mean 0.988963 # Number of instructions fetched each cycle (Total) 194311680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::stdev 1.222689 # Number of instructions fetched each cycle (Total) 194410576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 194511680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::0 370929364 52.64% 52.64% # Number of instructions fetched each cycle (Total) 194611680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::1 130277469 18.49% 71.13% # Number of instructions fetched each cycle (Total) 194711680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::2 43725033 6.21% 77.33% # Number of instructions fetched each cycle (Total) 194811680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::3 159713525 22.67% 100.00% # Number of instructions fetched each cycle (Total) 194910576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 195010576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 195110576Sandreas.hansson@arm.comsystem.cpu1.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 195211680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rateDist::total 704645391 # Number of instructions fetched each cycle (Total) 195311680SCurtis.Dunham@arm.comsystem.cpu1.fetch.branchRate 0.185036 # Number of branch fetches per cycle 195411680SCurtis.Dunham@arm.comsystem.cpu1.fetch.rate 0.818064 # Number of inst fetches per cycle 195511680SCurtis.Dunham@arm.comsystem.cpu1.decode.IdleCycles 103020673 # Number of cycles decode is idle 195611680SCurtis.Dunham@arm.comsystem.cpu1.decode.BlockedCycles 337373962 # Number of cycles decode is blocked 195711680SCurtis.Dunham@arm.comsystem.cpu1.decode.RunCycles 222407115 # Number of cycles decode is running 195811680SCurtis.Dunham@arm.comsystem.cpu1.decode.UnblockCycles 36734416 # Number of cycles decode is unblocking 195911680SCurtis.Dunham@arm.comsystem.cpu1.decode.SquashCycles 5109225 # Number of cycles decode is squashing 196011680SCurtis.Dunham@arm.comsystem.cpu1.decode.BranchResolved 18739170 # Number of times decode resolved a branch 196111680SCurtis.Dunham@arm.comsystem.cpu1.decode.BranchMispred 2055775 # Number of times decode detected a branch misprediction 196211680SCurtis.Dunham@arm.comsystem.cpu1.decode.DecodedInsts 616426802 # Number of instructions handled by decode 196311680SCurtis.Dunham@arm.comsystem.cpu1.decode.SquashedInsts 23026844 # Number of squashed instructions handled by decode 196411680SCurtis.Dunham@arm.comsystem.cpu1.rename.SquashCycles 5109225 # Number of cycles rename is squashing 196511680SCurtis.Dunham@arm.comsystem.cpu1.rename.IdleCycles 137867421 # Number of cycles rename is idle 196611680SCurtis.Dunham@arm.comsystem.cpu1.rename.BlockCycles 45074504 # Number of cycles rename is blocking 196711680SCurtis.Dunham@arm.comsystem.cpu1.rename.serializeStallCycles 232811775 # count of cycles rename stalled for serializing inst 196811680SCurtis.Dunham@arm.comsystem.cpu1.rename.RunCycles 223900939 # Number of cycles rename is running 196911680SCurtis.Dunham@arm.comsystem.cpu1.rename.UnblockCycles 59881527 # Number of cycles rename is unblocking 197011680SCurtis.Dunham@arm.comsystem.cpu1.rename.RenamedInsts 599411621 # Number of instructions processed by rename 197111680SCurtis.Dunham@arm.comsystem.cpu1.rename.SquashedInsts 6042296 # Number of squashed instructions processed by rename 197211680SCurtis.Dunham@arm.comsystem.cpu1.rename.ROBFullEvents 9969882 # Number of times rename has blocked due to ROB full 197311680SCurtis.Dunham@arm.comsystem.cpu1.rename.IQFullEvents 242190 # Number of times rename has blocked due to IQ full 197411680SCurtis.Dunham@arm.comsystem.cpu1.rename.LQFullEvents 299313 # Number of times rename has blocked due to LQ full 197511680SCurtis.Dunham@arm.comsystem.cpu1.rename.SQFullEvents 25537080 # Number of times rename has blocked due to SQ full 197611680SCurtis.Dunham@arm.comsystem.cpu1.rename.FullRegisterEvents 11262 # Number of times there has been no free registers 197711680SCurtis.Dunham@arm.comsystem.cpu1.rename.RenamedOperands 571214843 # Number of destination operands rename has renamed 197811680SCurtis.Dunham@arm.comsystem.cpu1.rename.RenameLookups 926423560 # Number of register rename lookups that rename has made 197911680SCurtis.Dunham@arm.comsystem.cpu1.rename.int_rename_lookups 707359605 # Number of integer rename lookups 198011680SCurtis.Dunham@arm.comsystem.cpu1.rename.fp_rename_lookups 805393 # Number of floating rename lookups 198111680SCurtis.Dunham@arm.comsystem.cpu1.rename.CommittedMaps 514629531 # Number of HB maps that are committed 198211680SCurtis.Dunham@arm.comsystem.cpu1.rename.UndoneMaps 56585312 # Number of HB maps that are undone due to squashing 198311680SCurtis.Dunham@arm.comsystem.cpu1.rename.serializingInsts 15957043 # count of serializing insts renamed 198411680SCurtis.Dunham@arm.comsystem.cpu1.rename.tempSerializingInsts 14048251 # count of temporary serializing insts renamed 198511680SCurtis.Dunham@arm.comsystem.cpu1.rename.skidInsts 73992297 # count of insts added to the skid buffer 198611680SCurtis.Dunham@arm.comsystem.cpu1.memDep0.insertedLoads 98060208 # Number of loads inserted to the mem dependence unit. 198711680SCurtis.Dunham@arm.comsystem.cpu1.memDep0.insertedStores 84478655 # Number of stores inserted to the mem dependence unit. 198811680SCurtis.Dunham@arm.comsystem.cpu1.memDep0.conflictingLoads 8950565 # Number of conflicting loads. 198911680SCurtis.Dunham@arm.comsystem.cpu1.memDep0.conflictingStores 7675207 # Number of conflicting stores. 199011680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqInstsAdded 576680308 # Number of instructions added to the IQ (excludes non-spec) 199111680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqNonSpecInstsAdded 16104006 # Number of non-speculative instructions added to the IQ 199211680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqInstsIssued 581772484 # Number of instructions issued 199311680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqSquashedInstsIssued 2680133 # Number of squashed instructions issued 199411680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqSquashedInstsExamined 53366771 # Number of squashed instructions iterated over during squash; mainly for profiling 199511680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqSquashedOperandsExamined 34273904 # Number of squashed operands that are examined and possibly removed from graph 199611680SCurtis.Dunham@arm.comsystem.cpu1.iq.iqSquashedNonSpecRemoved 266458 # Number of squashed non-spec instructions that were removed 199711680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::samples 704645391 # Number of insts issued each cycle 199811680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::mean 0.825624 # Number of insts issued each cycle 199911680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::stdev 1.067009 # Number of insts issued each cycle 200010576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 200111680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::0 385934490 54.77% 54.77% # Number of insts issued each cycle 200211680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::1 135280434 19.20% 73.97% # Number of insts issued each cycle 200311680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::2 111501247 15.82% 89.79% # Number of insts issued each cycle 200411680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::3 64231431 9.12% 98.91% # Number of insts issued each cycle 200511680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::4 7693682 1.09% 100.00% # Number of insts issued each cycle 200611680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::5 4107 0.00% 100.00% # Number of insts issued each cycle 200710628Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 200810576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 200910576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 201010576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 201110576Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 201210628Sandreas.hansson@arm.comsystem.cpu1.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 201311680SCurtis.Dunham@arm.comsystem.cpu1.iq.issued_per_cycle::total 704645391 # Number of insts issued each cycle 201410576Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 201511680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::IntAlu 58591735 44.23% 44.23% # attempts to use FU when none available 201611680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::IntMult 49305 0.04% 44.27% # attempts to use FU when none available 201711680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::IntDiv 21310 0.02% 44.29% # attempts to use FU when none available 201811680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::FloatAdd 0 0.00% 44.29% # attempts to use FU when none available 201911680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::FloatCmp 0 0.00% 44.29% # attempts to use FU when none available 202011680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::FloatCvt 0 0.00% 44.29% # attempts to use FU when none available 202111680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::FloatMult 0 0.00% 44.29% # attempts to use FU when none available 202211680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::FloatDiv 0 0.00% 44.29% # attempts to use FU when none available 202311680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::FloatSqrt 0 0.00% 44.29% # attempts to use FU when none available 202411680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdAdd 0 0.00% 44.29% # attempts to use FU when none available 202511680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 44.29% # attempts to use FU when none available 202611680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdAlu 0 0.00% 44.29% # attempts to use FU when none available 202711680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdCmp 0 0.00% 44.29% # attempts to use FU when none available 202811680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdCvt 0 0.00% 44.29% # attempts to use FU when none available 202911680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdMisc 0 0.00% 44.29% # attempts to use FU when none available 203011680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdMult 0 0.00% 44.29% # attempts to use FU when none available 203111680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 44.29% # attempts to use FU when none available 203211680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdShift 0 0.00% 44.29% # attempts to use FU when none available 203311680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 44.29% # attempts to use FU when none available 203411680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdSqrt 0 0.00% 44.29% # attempts to use FU when none available 203511680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 44.29% # attempts to use FU when none available 203611680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 44.29% # attempts to use FU when none available 203711680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 44.29% # attempts to use FU when none available 203811680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 44.29% # attempts to use FU when none available 203911680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 44.29% # attempts to use FU when none available 204011680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatMisc 60 0.00% 44.29% # attempts to use FU when none available 204111680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 44.29% # attempts to use FU when none available 204211680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 44.29% # attempts to use FU when none available 204311680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 44.29% # attempts to use FU when none available 204411680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::MemRead 35005485 26.43% 70.71% # attempts to use FU when none available 204511680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_full::MemWrite 38791699 29.29% 100.00% # attempts to use FU when none available 204610576Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 204710576Sandreas.hansson@arm.comsystem.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 204811680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::No_OpClass 36 0.00% 0.00% # Type of FU issued 204911680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::IntAlu 397008075 68.24% 68.24% # Type of FU issued 205011680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::IntMult 1247296 0.21% 68.46% # Type of FU issued 205111680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::IntDiv 70487 0.01% 68.47% # Type of FU issued 205211680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::FloatAdd 0 0.00% 68.47% # Type of FU issued 205311680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 68.47% # Type of FU issued 205411680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 68.47% # Type of FU issued 205511680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::FloatMult 0 0.00% 68.47% # Type of FU issued 205611680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 68.47% # Type of FU issued 205711680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 68.47% # Type of FU issued 205811680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 68.47% # Type of FU issued 205911680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 68.47% # Type of FU issued 206011680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 68.47% # Type of FU issued 206111680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 68.47% # Type of FU issued 206211680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 68.47% # Type of FU issued 206311680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 68.47% # Type of FU issued 206411680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdMult 0 0.00% 68.47% # Type of FU issued 206511680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdMultAcc 0 0.00% 68.47% # Type of FU issued 206611680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdShift 0 0.00% 68.47% # Type of FU issued 206711680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.47% # Type of FU issued 206811680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 68.47% # Type of FU issued 206911680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatAdd 8 0.00% 68.47% # Type of FU issued 207011680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.47% # Type of FU issued 207111680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatCmp 15 0.00% 68.47% # Type of FU issued 207211680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatCvt 24 0.00% 68.47% # Type of FU issued 207311680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.47% # Type of FU issued 207411680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatMisc 78078 0.01% 68.48% # Type of FU issued 207511680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 68.48% # Type of FU issued 207611680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.48% # Type of FU issued 207711680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.48% # Type of FU issued 207811680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::MemRead 100884939 17.34% 85.82% # Type of FU issued 207911680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::MemWrite 82483526 14.18% 100.00% # Type of FU issued 208010576Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 208110576Sandreas.hansson@arm.comsystem.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 208211680SCurtis.Dunham@arm.comsystem.cpu1.iq.FU_type_0::total 581772484 # Type of FU issued 208311680SCurtis.Dunham@arm.comsystem.cpu1.iq.rate 0.801139 # Inst issue rate 208411680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_busy_cnt 132459594 # FU busy when requested 208511680SCurtis.Dunham@arm.comsystem.cpu1.iq.fu_busy_rate 0.227683 # FU busy rate (busy events/executed inst) 208611680SCurtis.Dunham@arm.comsystem.cpu1.iq.int_inst_queue_reads 2001993843 # Number of integer instruction queue reads 208711680SCurtis.Dunham@arm.comsystem.cpu1.iq.int_inst_queue_writes 645760406 # Number of integer instruction queue writes 208811680SCurtis.Dunham@arm.comsystem.cpu1.iq.int_inst_queue_wakeup_accesses 564750025 # Number of integer instruction queue wakeup accesses 208911680SCurtis.Dunham@arm.comsystem.cpu1.iq.fp_inst_queue_reads 1336243 # Number of floating instruction queue reads 209011680SCurtis.Dunham@arm.comsystem.cpu1.iq.fp_inst_queue_writes 531893 # Number of floating instruction queue writes 209111680SCurtis.Dunham@arm.comsystem.cpu1.iq.fp_inst_queue_wakeup_accesses 495883 # Number of floating instruction queue wakeup accesses 209211680SCurtis.Dunham@arm.comsystem.cpu1.iq.int_alu_accesses 713403384 # Number of integer alu accesses 209311680SCurtis.Dunham@arm.comsystem.cpu1.iq.fp_alu_accesses 828658 # Number of floating point alu accesses 209411680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.forwLoads 2572358 # Number of loads that had data forwarded from stores 209510576Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 209611680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.squashedLoads 12226985 # Number of loads squashed 209711680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.ignoredResponses 16460 # Number of memory responses ignored because the instruction is squashed 209811680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.memOrderViolation 142391 # Number of memory ordering violations 209911680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.squashedStores 5497757 # Number of stores squashed 210010576Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 210110576Sandreas.hansson@arm.comsystem.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 210211680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.rescheduledLoads 2564544 # Number of loads that were rescheduled 210311680SCurtis.Dunham@arm.comsystem.cpu1.iew.lsq.thread0.cacheBlocked 4190277 # Number of times an access to memory failed due to the cache being blocked 210410576Sandreas.hansson@arm.comsystem.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle 210511680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewSquashCycles 5109225 # Number of cycles IEW is squashing 210611680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewBlockCycles 6111838 # Number of cycles IEW is blocking 210711680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewUnblockCycles 1648605 # Number of cycles IEW is unblocking 210811680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewDispatchedInsts 592918318 # Number of instructions dispatched to IQ 210910576Sandreas.hansson@arm.comsystem.cpu1.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 211011680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewDispLoadInsts 98060208 # Number of dispatched load instructions 211111680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewDispStoreInsts 84478655 # Number of dispatched store instructions 211211680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewDispNonSpecInsts 13792326 # Number of dispatched non-speculative instructions 211311680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewIQFullEvents 62841 # Number of times the IQ has become full, causing a stall 211411680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewLSQFullEvents 1527139 # Number of times the LSQ has become full, causing a stall 211511680SCurtis.Dunham@arm.comsystem.cpu1.iew.memOrderViolationEvents 142391 # Number of memory order violations 211611680SCurtis.Dunham@arm.comsystem.cpu1.iew.predictedTakenIncorrect 1885740 # Number of branches that were predicted taken incorrectly 211711680SCurtis.Dunham@arm.comsystem.cpu1.iew.predictedNotTakenIncorrect 3046567 # Number of branches that were predicted not taken incorrectly 211811680SCurtis.Dunham@arm.comsystem.cpu1.iew.branchMispredicts 4932307 # Number of branch mispredicts detected at execute 211911680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewExecutedInsts 573876367 # Number of executed instructions 212011680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewExecLoadInsts 97784309 # Number of load instructions executed 212111680SCurtis.Dunham@arm.comsystem.cpu1.iew.iewExecSquashedInsts 7346483 # Number of squashed instructions skipped in execute 212210576Sandreas.hansson@arm.comsystem.cpu1.iew.exec_swp 0 # number of swp insts executed 212311680SCurtis.Dunham@arm.comsystem.cpu1.iew.exec_nop 134004 # number of nop insts executed 212411680SCurtis.Dunham@arm.comsystem.cpu1.iew.exec_refs 179029158 # number of memory reference insts executed 212511680SCurtis.Dunham@arm.comsystem.cpu1.iew.exec_branches 107707763 # Number of branches executed 212611680SCurtis.Dunham@arm.comsystem.cpu1.iew.exec_stores 81244849 # Number of stores executed 212711680SCurtis.Dunham@arm.comsystem.cpu1.iew.exec_rate 0.790266 # Inst execution rate 212811680SCurtis.Dunham@arm.comsystem.cpu1.iew.wb_sent 565995055 # cumulative count of insts sent to commit 212911680SCurtis.Dunham@arm.comsystem.cpu1.iew.wb_count 565245908 # cumulative count of insts written-back 213011680SCurtis.Dunham@arm.comsystem.cpu1.iew.wb_producers 273023556 # num instructions producing a value 213111680SCurtis.Dunham@arm.comsystem.cpu1.iew.wb_consumers 448078183 # num instructions consuming a value 213211680SCurtis.Dunham@arm.comsystem.cpu1.iew.wb_rate 0.778381 # insts written-back per cycle 213311680SCurtis.Dunham@arm.comsystem.cpu1.iew.wb_fanout 0.609321 # average fanout of values written-back 213411680SCurtis.Dunham@arm.comsystem.cpu1.commit.commitSquashedInsts 46535716 # The number of squashed insts skipped by commit 213511680SCurtis.Dunham@arm.comsystem.cpu1.commit.commitNonSpecStalls 15837548 # The number of times commit has been forced to stall to communicate backwards 213611680SCurtis.Dunham@arm.comsystem.cpu1.commit.branchMispredicts 4592045 # The number of times a branch was mispredicted 213711680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::samples 695790390 # Number of insts commited each cycle 213811680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::mean 0.775259 # Number of insts commited each cycle 213911680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::stdev 1.568649 # Number of insts commited each cycle 214010576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 214111680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::0 457970279 65.82% 65.82% # Number of insts commited each cycle 214211680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::1 124243355 17.86% 83.68% # Number of insts commited each cycle 214311680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::2 52434114 7.54% 91.21% # Number of insts commited each cycle 214411680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::3 17645088 2.54% 93.75% # Number of insts commited each cycle 214511680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::4 12549968 1.80% 95.55% # Number of insts commited each cycle 214611680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::5 8433891 1.21% 96.76% # Number of insts commited each cycle 214711680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::6 5802471 0.83% 97.60% # Number of insts commited each cycle 214811680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::7 3503250 0.50% 98.10% # Number of insts commited each cycle 214911680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::8 13207974 1.90% 100.00% # Number of insts commited each cycle 215010576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 215110576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 215210576Sandreas.hansson@arm.comsystem.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 215311680SCurtis.Dunham@arm.comsystem.cpu1.commit.committed_per_cycle::total 695790390 # Number of insts commited each cycle 215411680SCurtis.Dunham@arm.comsystem.cpu1.commit.committedInsts 458018039 # Number of instructions committed 215511680SCurtis.Dunham@arm.comsystem.cpu1.commit.committedOps 539417542 # Number of ops (including micro ops) committed 215610576Sandreas.hansson@arm.comsystem.cpu1.commit.swp_count 0 # Number of s/w prefetches committed 215711680SCurtis.Dunham@arm.comsystem.cpu1.commit.refs 164814121 # Number of memory references committed 215811680SCurtis.Dunham@arm.comsystem.cpu1.commit.loads 85833223 # Number of loads committed 215911680SCurtis.Dunham@arm.comsystem.cpu1.commit.membars 3719425 # Number of memory barriers committed 216011680SCurtis.Dunham@arm.comsystem.cpu1.commit.branches 102343051 # Number of branches committed 216111680SCurtis.Dunham@arm.comsystem.cpu1.commit.fp_insts 486729 # Number of committed floating point instructions. 216211680SCurtis.Dunham@arm.comsystem.cpu1.commit.int_insts 494686776 # Number of committed integer instructions. 216311680SCurtis.Dunham@arm.comsystem.cpu1.commit.function_calls 13237013 # Number of function calls committed. 216410576Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 216511680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::IntAlu 373462182 69.23% 69.23% # Class of committed instruction 216611680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::IntMult 1014464 0.19% 69.42% # Class of committed instruction 216711680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::IntDiv 55738 0.01% 69.43% # Class of committed instruction 216811680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::FloatAdd 0 0.00% 69.43% # Class of committed instruction 216911680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::FloatCmp 0 0.00% 69.43% # Class of committed instruction 217011680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::FloatCvt 0 0.00% 69.43% # Class of committed instruction 217111680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::FloatMult 0 0.00% 69.43% # Class of committed instruction 217211680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::FloatDiv 0 0.00% 69.43% # Class of committed instruction 217311680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 69.43% # Class of committed instruction 217411680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdAdd 0 0.00% 69.43% # Class of committed instruction 217511680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 69.43% # Class of committed instruction 217611680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdAlu 0 0.00% 69.43% # Class of committed instruction 217711680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdCmp 0 0.00% 69.43% # Class of committed instruction 217811680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdCvt 0 0.00% 69.43% # Class of committed instruction 217911680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdMisc 0 0.00% 69.43% # Class of committed instruction 218011680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdMult 0 0.00% 69.43% # Class of committed instruction 218111680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 69.43% # Class of committed instruction 218211680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdShift 0 0.00% 69.43% # Class of committed instruction 218311680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 69.43% # Class of committed instruction 218411680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 69.43% # Class of committed instruction 218511680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatAdd 8 0.00% 69.43% # Class of committed instruction 218611680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 69.43% # Class of committed instruction 218711680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatCmp 13 0.00% 69.43% # Class of committed instruction 218811680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatCvt 21 0.00% 69.43% # Class of committed instruction 218911680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 69.43% # Class of committed instruction 219011680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatMisc 70995 0.01% 69.45% # Class of committed instruction 219111680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 69.45% # Class of committed instruction 219211680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.45% # Class of committed instruction 219311680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.45% # Class of committed instruction 219411680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::MemRead 85833223 15.91% 85.36% # Class of committed instruction 219511680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::MemWrite 78980898 14.64% 100.00% # Class of committed instruction 219610576Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 219710576Sandreas.hansson@arm.comsystem.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 219811680SCurtis.Dunham@arm.comsystem.cpu1.commit.op_class_0::total 539417542 # Class of committed instruction 219911680SCurtis.Dunham@arm.comsystem.cpu1.commit.bw_lim_events 13207974 # number cycles where commit BW limit reached 220011680SCurtis.Dunham@arm.comsystem.cpu1.rob.rob_reads 1264391907 # The number of ROB reads 220111680SCurtis.Dunham@arm.comsystem.cpu1.rob.rob_writes 1180722952 # The number of ROB writes 220211680SCurtis.Dunham@arm.comsystem.cpu1.timesIdled 944459 # Number of times that the entire CPU went into an idle state and unscheduled itself 220311680SCurtis.Dunham@arm.comsystem.cpu1.idleCycles 21536071 # Total number of cycles that the CPU has spent unscheduled due to idling 220411680SCurtis.Dunham@arm.comsystem.cpu1.quiesceCycles 94043695657 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 220511680SCurtis.Dunham@arm.comsystem.cpu1.committedInsts 458018039 # Number of Instructions Simulated 220611680SCurtis.Dunham@arm.comsystem.cpu1.committedOps 539417542 # Number of Ops (including micro ops) Simulated 220711680SCurtis.Dunham@arm.comsystem.cpu1.cpi 1.585487 # CPI: Cycles Per Instruction 220811680SCurtis.Dunham@arm.comsystem.cpu1.cpi_total 1.585487 # CPI: Total CPI of All Threads 220911680SCurtis.Dunham@arm.comsystem.cpu1.ipc 0.630721 # IPC: Instructions Per Cycle 221011680SCurtis.Dunham@arm.comsystem.cpu1.ipc_total 0.630721 # IPC: Total IPC of All Threads 221111680SCurtis.Dunham@arm.comsystem.cpu1.int_regfile_reads 677403787 # number of integer regfile reads 221211680SCurtis.Dunham@arm.comsystem.cpu1.int_regfile_writes 401367044 # number of integer regfile writes 221311680SCurtis.Dunham@arm.comsystem.cpu1.fp_regfile_reads 791707 # number of floating regfile reads 221411680SCurtis.Dunham@arm.comsystem.cpu1.fp_regfile_writes 438600 # number of floating regfile writes 221511680SCurtis.Dunham@arm.comsystem.cpu1.cc_regfile_reads 124889457 # number of cc regfile reads 221611680SCurtis.Dunham@arm.comsystem.cpu1.cc_regfile_writes 125620500 # number of cc regfile writes 221711680SCurtis.Dunham@arm.comsystem.cpu1.misc_regfile_reads 1260290191 # number of misc regfile reads 221811680SCurtis.Dunham@arm.comsystem.cpu1.misc_regfile_writes 15974322 # number of misc regfile writes 221911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 222011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.replacements 5362331 # number of replacements 222111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.tagsinuse 456.510727 # Cycle average of tags in use 222211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.total_refs 153804268 # Total number of references to valid blocks. 222311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.sampled_refs 5362842 # Sample count of references to valid blocks. 222411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.avg_refs 28.679620 # Average number of references to valid blocks. 222511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.warmup_cycle 8517840775000 # Cycle when the warmup percentage was hit. 222611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_blocks::cpu1.data 456.510727 # Average occupied blocks per requestor 222711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_percent::cpu1.data 0.891623 # Average percentage of cache occupancy 222811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_percent::total 0.891623 # Average percentage of cache occupancy 222911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_task_id_blocks::1024 511 # Occupied blocks per task id 223011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::0 95 # Occupied blocks per task id 223111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::1 382 # Occupied blocks per task id 223211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.age_task_id_blocks_1024::2 34 # Occupied blocks per task id 223311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.occ_task_id_percent::1024 0.998047 # Percentage of cache occupancy per task id 223411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.tag_accesses 341608540 # Number of tag accesses 223511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.tags.data_accesses 341608540 # Number of data accesses 223611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 223711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_hits::cpu1.data 79940930 # number of ReadReq hits 223811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_hits::total 79940930 # number of ReadReq hits 223911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_hits::cpu1.data 69078558 # number of WriteReq hits 224011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_hits::total 69078558 # number of WriteReq hits 224111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_hits::cpu1.data 191831 # number of SoftPFReq hits 224211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_hits::total 191831 # number of SoftPFReq hits 224311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_hits::cpu1.data 170764 # number of WriteLineReq hits 224411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_hits::total 170764 # number of WriteLineReq hits 224511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1820637 # number of LoadLockedReq hits 224611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_hits::total 1820637 # number of LoadLockedReq hits 224711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_hits::cpu1.data 1828950 # number of StoreCondReq hits 224811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_hits::total 1828950 # number of StoreCondReq hits 224911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_hits::cpu1.data 149190252 # number of demand (read+write) hits 225011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_hits::total 149190252 # number of demand (read+write) hits 225111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_hits::cpu1.data 149382083 # number of overall hits 225211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_hits::total 149382083 # number of overall hits 225311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_misses::cpu1.data 6220385 # number of ReadReq misses 225411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_misses::total 6220385 # number of ReadReq misses 225511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_misses::cpu1.data 7237581 # number of WriteReq misses 225611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_misses::total 7237581 # number of WriteReq misses 225711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_misses::cpu1.data 689658 # number of SoftPFReq misses 225811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_misses::total 689658 # number of SoftPFReq misses 225911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_misses::cpu1.data 463987 # number of WriteLineReq misses 226011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_misses::total 463987 # number of WriteLineReq misses 226111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::cpu1.data 244543 # number of LoadLockedReq misses 226211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_misses::total 244543 # number of LoadLockedReq misses 226311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_misses::cpu1.data 192296 # number of StoreCondReq misses 226411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_misses::total 192296 # number of StoreCondReq misses 226511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_misses::cpu1.data 13921953 # number of demand (read+write) misses 226611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_misses::total 13921953 # number of demand (read+write) misses 226711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_misses::cpu1.data 14611611 # number of overall misses 226811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_misses::total 14611611 # number of overall misses 226911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::cpu1.data 96362388500 # number of ReadReq miss cycles 227011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_latency::total 96362388500 # number of ReadReq miss cycles 227111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::cpu1.data 134833660621 # number of WriteReq miss cycles 227211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_latency::total 134833660621 # number of WriteReq miss cycles 227311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data 11613680644 # number of WriteLineReq miss cycles 227411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_latency::total 11613680644 # number of WriteLineReq miss cycles 227511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 3499456000 # number of LoadLockedReq miss cycles 227611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_latency::total 3499456000 # number of LoadLockedReq miss cycles 227711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 4567503000 # number of StoreCondReq miss cycles 227811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_latency::total 4567503000 # number of StoreCondReq miss cycles 227911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 3019500 # number of StoreCondFailReq miss cycles 228011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_miss_latency::total 3019500 # number of StoreCondFailReq miss cycles 228111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_latency::cpu1.data 242809729765 # number of demand (read+write) miss cycles 228211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_latency::total 242809729765 # number of demand (read+write) miss cycles 228311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_latency::cpu1.data 242809729765 # number of overall miss cycles 228411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_latency::total 242809729765 # number of overall miss cycles 228511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_accesses::cpu1.data 86161315 # number of ReadReq accesses(hits+misses) 228611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_accesses::total 86161315 # number of ReadReq accesses(hits+misses) 228711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_accesses::cpu1.data 76316139 # number of WriteReq accesses(hits+misses) 228811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_accesses::total 76316139 # number of WriteReq accesses(hits+misses) 228911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::cpu1.data 881489 # number of SoftPFReq accesses(hits+misses) 229011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_accesses::total 881489 # number of SoftPFReq accesses(hits+misses) 229111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::cpu1.data 634751 # number of WriteLineReq accesses(hits+misses) 229211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_accesses::total 634751 # number of WriteLineReq accesses(hits+misses) 229311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 2065180 # number of LoadLockedReq accesses(hits+misses) 229411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_accesses::total 2065180 # number of LoadLockedReq accesses(hits+misses) 229511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::cpu1.data 2021246 # number of StoreCondReq accesses(hits+misses) 229611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_accesses::total 2021246 # number of StoreCondReq accesses(hits+misses) 229711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_accesses::cpu1.data 163112205 # number of demand (read+write) accesses 229811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_accesses::total 163112205 # number of demand (read+write) accesses 229911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_accesses::cpu1.data 163993694 # number of overall (read+write) accesses 230011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_accesses::total 163993694 # number of overall (read+write) accesses 230111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.072195 # miss rate for ReadReq accesses 230211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_miss_rate::total 0.072195 # miss rate for ReadReq accesses 230311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.094837 # miss rate for WriteReq accesses 230411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_miss_rate::total 0.094837 # miss rate for WriteReq accesses 230511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.782378 # miss rate for SoftPFReq accesses 230611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_miss_rate::total 0.782378 # miss rate for SoftPFReq accesses 230711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data 0.730975 # miss rate for WriteLineReq accesses 230811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_miss_rate::total 0.730975 # miss rate for WriteLineReq accesses 230911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.118412 # miss rate for LoadLockedReq accesses 231011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_miss_rate::total 0.118412 # miss rate for LoadLockedReq accesses 231111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.095137 # miss rate for StoreCondReq accesses 231211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_miss_rate::total 0.095137 # miss rate for StoreCondReq accesses 231311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_rate::cpu1.data 0.085352 # miss rate for demand accesses 231411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_miss_rate::total 0.085352 # miss rate for demand accesses 231511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_rate::cpu1.data 0.089099 # miss rate for overall accesses 231611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_miss_rate::total 0.089099 # miss rate for overall accesses 231711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15491.386546 # average ReadReq miss latency 231811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_miss_latency::total 15491.386546 # average ReadReq miss latency 231911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18629.658255 # average WriteReq miss latency 232011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_miss_latency::total 18629.658255 # average WriteReq miss latency 232111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 25030.185423 # average WriteLineReq miss latency 232211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_miss_latency::total 25030.185423 # average WriteLineReq miss latency 232311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14310.186757 # average LoadLockedReq miss latency 232411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14310.186757 # average LoadLockedReq miss latency 232511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 23752.459750 # average StoreCondReq miss latency 232611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_miss_latency::total 23752.459750 # average StoreCondReq miss latency 232710576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency 232810576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency 232911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17440.780741 # average overall miss latency 233011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_miss_latency::total 17440.780741 # average overall miss latency 233111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16617.587873 # average overall miss latency 233211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_miss_latency::total 16617.587873 # average overall miss latency 233311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.blocked_cycles::no_mshrs 3018250 # number of cycles access was blocked 233411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.blocked_cycles::no_targets 21738633 # number of cycles access was blocked 233511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.blocked::no_mshrs 378529 # number of cycles access was blocked 233611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.blocked::no_targets 731712 # number of cycles access was blocked 233711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_mshrs 7.973629 # average number of cycles each access was blocked 233811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.avg_blocked_cycles::no_targets 29.709275 # average number of cycles each access was blocked 233911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.writebacks::writebacks 5362354 # number of writebacks 234011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.writebacks::total 5362354 # number of writebacks 234111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 3187456 # number of ReadReq MSHR hits 234211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_hits::total 3187456 # number of ReadReq MSHR hits 234311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 5861363 # number of WriteReq MSHR hits 234411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_hits::total 5861363 # number of WriteReq MSHR hits 234511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data 3594 # number of WriteLineReq MSHR hits 234611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_hits::total 3594 # number of WriteLineReq MSHR hits 234711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 128092 # number of LoadLockedReq MSHR hits 234811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_hits::total 128092 # number of LoadLockedReq MSHR hits 234911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_hits::cpu1.data 9052413 # number of demand (read+write) MSHR hits 235011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_hits::total 9052413 # number of demand (read+write) MSHR hits 235111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_hits::cpu1.data 9052413 # number of overall MSHR hits 235211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_hits::total 9052413 # number of overall MSHR hits 235311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 3032929 # number of ReadReq MSHR misses 235411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_misses::total 3032929 # number of ReadReq MSHR misses 235511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1376218 # number of WriteReq MSHR misses 235611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_misses::total 1376218 # number of WriteReq MSHR misses 235711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 689576 # number of SoftPFReq MSHR misses 235811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_misses::total 689576 # number of SoftPFReq MSHR misses 235911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data 460393 # number of WriteLineReq MSHR misses 236011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_misses::total 460393 # number of WriteLineReq MSHR misses 236111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 116451 # number of LoadLockedReq MSHR misses 236211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_misses::total 116451 # number of LoadLockedReq MSHR misses 236311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 192288 # number of StoreCondReq MSHR misses 236411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_misses::total 192288 # number of StoreCondReq MSHR misses 236511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_misses::cpu1.data 4869540 # number of demand (read+write) MSHR misses 236611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_misses::total 4869540 # number of demand (read+write) MSHR misses 236711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_misses::cpu1.data 5559116 # number of overall MSHR misses 236811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_misses::total 5559116 # number of overall MSHR misses 236911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data 21291 # number of ReadReq MSHR uncacheable 237011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable::total 21291 # number of ReadReq MSHR uncacheable 237111606Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data 19410 # number of WriteReq MSHR uncacheable 237211606Sandreas.sandberg@arm.comsystem.cpu1.dcache.WriteReq_mshr_uncacheable::total 19410 # number of WriteReq MSHR uncacheable 237311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data 40701 # number of overall MSHR uncacheable misses 237411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_misses::total 40701 # number of overall MSHR uncacheable misses 237511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 42726170500 # number of ReadReq MSHR miss cycles 237611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_latency::total 42726170500 # number of ReadReq MSHR miss cycles 237711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 26732145261 # number of WriteReq MSHR miss cycles 237811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_latency::total 26732145261 # number of WriteReq MSHR miss cycles 237911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 16635879000 # number of SoftPFReq MSHR miss cycles 238011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 16635879000 # number of SoftPFReq MSHR miss cycles 238111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data 11021618644 # number of WriteLineReq MSHR miss cycles 238211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_latency::total 11021618644 # number of WriteLineReq MSHR miss cycles 238311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1587191500 # number of LoadLockedReq MSHR miss cycles 238411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1587191500 # number of LoadLockedReq MSHR miss cycles 238511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 4375287000 # number of StoreCondReq MSHR miss cycles 238611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 4375287000 # number of StoreCondReq MSHR miss cycles 238711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2947500 # number of StoreCondFailReq MSHR miss cycles 238811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2947500 # number of StoreCondFailReq MSHR miss cycles 238911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 80479934405 # number of demand (read+write) MSHR miss cycles 239011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_latency::total 80479934405 # number of demand (read+write) MSHR miss cycles 239111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 97115813405 # number of overall MSHR miss cycles 239211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_latency::total 97115813405 # number of overall MSHR miss cycles 239311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 3797634000 # number of ReadReq MSHR uncacheable cycles 239411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 3797634000 # number of ReadReq MSHR uncacheable cycles 239511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 3797634000 # number of overall MSHR uncacheable cycles 239611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_uncacheable_latency::total 3797634000 # number of overall MSHR uncacheable cycles 239711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.035201 # mshr miss rate for ReadReq accesses 239811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.035201 # mshr miss rate for ReadReq accesses 239911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018033 # mshr miss rate for WriteReq accesses 240011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018033 # mshr miss rate for WriteReq accesses 240111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.782285 # mshr miss rate for SoftPFReq accesses 240211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.782285 # mshr miss rate for SoftPFReq accesses 240311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data 0.725313 # mshr miss rate for WriteLineReq accesses 240411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_mshr_miss_rate::total 0.725313 # mshr miss rate for WriteLineReq accesses 240511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.056388 # mshr miss rate for LoadLockedReq accesses 240611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.056388 # mshr miss rate for LoadLockedReq accesses 240711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.095133 # mshr miss rate for StoreCondReq accesses 240811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.095133 # mshr miss rate for StoreCondReq accesses 240911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.029854 # mshr miss rate for demand accesses 241011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_mshr_miss_rate::total 0.029854 # mshr miss rate for demand accesses 241111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.033898 # mshr miss rate for overall accesses 241211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_mshr_miss_rate::total 0.033898 # mshr miss rate for overall accesses 241311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14087.428522 # average ReadReq mshr miss latency 241411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14087.428522 # average ReadReq mshr miss latency 241511680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19424.353744 # average WriteReq mshr miss latency 241611680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19424.353744 # average WriteReq mshr miss latency 241711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 24124.794076 # average SoftPFReq mshr miss latency 241811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24124.794076 # average SoftPFReq mshr miss latency 241911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 23939.587796 # average WriteLineReq mshr miss latency 242011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 23939.587796 # average WriteLineReq mshr miss latency 242111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13629.694034 # average LoadLockedReq mshr miss latency 242211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13629.694034 # average LoadLockedReq mshr miss latency 242311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22753.822391 # average StoreCondReq mshr miss latency 242411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 22753.822391 # average StoreCondReq mshr miss latency 242510576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency 242610576Sandreas.hansson@arm.comsystem.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency 242711680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16527.214974 # average overall mshr miss latency 242811680SCurtis.Dunham@arm.comsystem.cpu1.dcache.demand_avg_mshr_miss_latency::total 16527.214974 # average overall mshr miss latency 242911680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17469.650463 # average overall mshr miss latency 243011680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_miss_latency::total 17469.650463 # average overall mshr miss latency 243111680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 178368.042835 # average ReadReq mshr uncacheable latency 243211680SCurtis.Dunham@arm.comsystem.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178368.042835 # average ReadReq mshr uncacheable latency 243311680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 93305.668165 # average overall mshr uncacheable latency 243411680SCurtis.Dunham@arm.comsystem.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 93305.668165 # average overall mshr uncacheable latency 243511680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 243611680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.replacements 5902862 # number of replacements 243711680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.tagsinuse 501.529159 # Cycle average of tags in use 243811680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.total_refs 204324856 # Total number of references to valid blocks. 243911680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.sampled_refs 5903374 # Sample count of references to valid blocks. 244011680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.avg_refs 34.611538 # Average number of references to valid blocks. 244111680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.warmup_cycle 8518180301500 # Cycle when the warmup percentage was hit. 244211680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.occ_blocks::cpu1.inst 501.529159 # Average occupied blocks per requestor 244311680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.occ_percent::cpu1.inst 0.979549 # Average percentage of cache occupancy 244411680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.occ_percent::total 0.979549 # Average percentage of cache occupancy 244510576Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 244611680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::0 175 # Occupied blocks per task id 244711680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::1 243 # Occupied blocks per task id 244811680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.age_task_id_blocks_1024::2 94 # Occupied blocks per task id 244910576Sandreas.hansson@arm.comsystem.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 245011680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.tag_accesses 427035149 # Number of tag accesses 245111680SCurtis.Dunham@arm.comsystem.cpu1.icache.tags.data_accesses 427035149 # Number of data accesses 245211680SCurtis.Dunham@arm.comsystem.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 245311680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_hits::cpu1.inst 204324856 # number of ReadReq hits 245411680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_hits::total 204324856 # number of ReadReq hits 245511680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_hits::cpu1.inst 204324856 # number of demand (read+write) hits 245611680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_hits::total 204324856 # number of demand (read+write) hits 245711680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_hits::cpu1.inst 204324856 # number of overall hits 245811680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_hits::total 204324856 # number of overall hits 245911680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_misses::cpu1.inst 6241016 # number of ReadReq misses 246011680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_misses::total 6241016 # number of ReadReq misses 246111680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_misses::cpu1.inst 6241016 # number of demand (read+write) misses 246211680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_misses::total 6241016 # number of demand (read+write) misses 246311680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_misses::cpu1.inst 6241016 # number of overall misses 246411680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_misses::total 6241016 # number of overall misses 246511680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_latency::cpu1.inst 68483006769 # number of ReadReq miss cycles 246611680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_latency::total 68483006769 # number of ReadReq miss cycles 246711680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_latency::cpu1.inst 68483006769 # number of demand (read+write) miss cycles 246811680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_latency::total 68483006769 # number of demand (read+write) miss cycles 246911680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_latency::cpu1.inst 68483006769 # number of overall miss cycles 247011680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_latency::total 68483006769 # number of overall miss cycles 247111680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_accesses::cpu1.inst 210565872 # number of ReadReq accesses(hits+misses) 247211680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_accesses::total 210565872 # number of ReadReq accesses(hits+misses) 247311680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_accesses::cpu1.inst 210565872 # number of demand (read+write) accesses 247411680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_accesses::total 210565872 # number of demand (read+write) accesses 247511680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_accesses::cpu1.inst 210565872 # number of overall (read+write) accesses 247611680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_accesses::total 210565872 # number of overall (read+write) accesses 247711680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.029639 # miss rate for ReadReq accesses 247811680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_miss_rate::total 0.029639 # miss rate for ReadReq accesses 247911680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_rate::cpu1.inst 0.029639 # miss rate for demand accesses 248011680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_miss_rate::total 0.029639 # miss rate for demand accesses 248111680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_rate::cpu1.inst 0.029639 # miss rate for overall accesses 248211680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_miss_rate::total 0.029639 # miss rate for overall accesses 248311680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10973.054190 # average ReadReq miss latency 248411680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_miss_latency::total 10973.054190 # average ReadReq miss latency 248511680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10973.054190 # average overall miss latency 248611680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_miss_latency::total 10973.054190 # average overall miss latency 248711680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10973.054190 # average overall miss latency 248811680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_miss_latency::total 10973.054190 # average overall miss latency 248911680SCurtis.Dunham@arm.comsystem.cpu1.icache.blocked_cycles::no_mshrs 10089385 # number of cycles access was blocked 249011680SCurtis.Dunham@arm.comsystem.cpu1.icache.blocked_cycles::no_targets 780 # number of cycles access was blocked 249111680SCurtis.Dunham@arm.comsystem.cpu1.icache.blocked::no_mshrs 729550 # number of cycles access was blocked 249211680SCurtis.Dunham@arm.comsystem.cpu1.icache.blocked::no_targets 2 # number of cycles access was blocked 249311680SCurtis.Dunham@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_mshrs 13.829600 # average number of cycles each access was blocked 249411680SCurtis.Dunham@arm.comsystem.cpu1.icache.avg_blocked_cycles::no_targets 390 # average number of cycles each access was blocked 249511680SCurtis.Dunham@arm.comsystem.cpu1.icache.writebacks::writebacks 5902862 # number of writebacks 249611680SCurtis.Dunham@arm.comsystem.cpu1.icache.writebacks::total 5902862 # number of writebacks 249711680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_hits::cpu1.inst 337611 # number of ReadReq MSHR hits 249811680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_hits::total 337611 # number of ReadReq MSHR hits 249911680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_hits::cpu1.inst 337611 # number of demand (read+write) MSHR hits 250011680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_hits::total 337611 # number of demand (read+write) MSHR hits 250111680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_hits::cpu1.inst 337611 # number of overall MSHR hits 250211680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_hits::total 337611 # number of overall MSHR hits 250311680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 5903405 # number of ReadReq MSHR misses 250411680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_misses::total 5903405 # number of ReadReq MSHR misses 250511680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_misses::cpu1.inst 5903405 # number of demand (read+write) MSHR misses 250611680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_misses::total 5903405 # number of demand (read+write) MSHR misses 250711680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_misses::cpu1.inst 5903405 # number of overall MSHR misses 250811680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_misses::total 5903405 # number of overall MSHR misses 250911680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst 67 # number of ReadReq MSHR uncacheable 251011680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable::total 67 # number of ReadReq MSHR uncacheable 251111680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst 67 # number of overall MSHR uncacheable misses 251211680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_misses::total 67 # number of overall MSHR uncacheable misses 251311680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 61792345334 # number of ReadReq MSHR miss cycles 251411680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_latency::total 61792345334 # number of ReadReq MSHR miss cycles 251511680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 61792345334 # number of demand (read+write) MSHR miss cycles 251611680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_latency::total 61792345334 # number of demand (read+write) MSHR miss cycles 251711680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 61792345334 # number of overall MSHR miss cycles 251811680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_latency::total 61792345334 # number of overall MSHR miss cycles 251911680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7079498 # number of ReadReq MSHR uncacheable cycles 252011680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 7079498 # number of ReadReq MSHR uncacheable cycles 252111680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 7079498 # number of overall MSHR uncacheable cycles 252211680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_uncacheable_latency::total 7079498 # number of overall MSHR uncacheable cycles 252311680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.028036 # mshr miss rate for ReadReq accesses 252411680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_mshr_miss_rate::total 0.028036 # mshr miss rate for ReadReq accesses 252511680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.028036 # mshr miss rate for demand accesses 252611680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_mshr_miss_rate::total 0.028036 # mshr miss rate for demand accesses 252711680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.028036 # mshr miss rate for overall accesses 252811680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_mshr_miss_rate::total 0.028036 # mshr miss rate for overall accesses 252911680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10467.238032 # average ReadReq mshr miss latency 253011680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10467.238032 # average ReadReq mshr miss latency 253111680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10467.238032 # average overall mshr miss latency 253211680SCurtis.Dunham@arm.comsystem.cpu1.icache.demand_avg_mshr_miss_latency::total 10467.238032 # average overall mshr miss latency 253311680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10467.238032 # average overall mshr miss latency 253411680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_miss_latency::total 10467.238032 # average overall mshr miss latency 253511680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 105664.149254 # average ReadReq mshr uncacheable latency 253611680SCurtis.Dunham@arm.comsystem.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 105664.149254 # average ReadReq mshr uncacheable latency 253711680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 105664.149254 # average overall mshr uncacheable latency 253811680SCurtis.Dunham@arm.comsystem.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 105664.149254 # average overall mshr uncacheable latency 253911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 254011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.num_hwpf_issued 7372835 # number of hwpf issued 254111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pfIdentified 7380898 # number of prefetch candidates identified 254211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pfBufferHit 7290 # number of redundant prefetches already in prefetch queue 254310628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 254410628Sandreas.hansson@arm.comsystem.cpu1.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 254511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.prefetcher.pfSpanPage 895622 # number of prefetches not generated due to page crossing 254611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 254711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.replacements 2111480 # number of replacements 254811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.tagsinuse 12950.875249 # Cycle average of tags in use 254911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.total_refs 10279593 # Total number of references to valid blocks. 255011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.sampled_refs 2126904 # Sample count of references to valid blocks. 255111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.avg_refs 4.833125 # Average number of references to valid blocks. 255211606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 255311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::writebacks 12615.195694 # Average occupied blocks per requestor 255411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 33.253837 # Average occupied blocks per requestor 255511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 24.384299 # Average occupied blocks per requestor 255611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 278.041418 # Average occupied blocks per requestor 255711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::writebacks 0.769970 # Average percentage of cache occupancy 255811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.002030 # Average percentage of cache occupancy 255911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.001488 # Average percentage of cache occupancy 256011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.016970 # Average percentage of cache occupancy 256111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_percent::total 0.790459 # Average percentage of cache occupancy 256211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1022 414 # Occupied blocks per task id 256311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1023 111 # Occupied blocks per task id 256411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_blocks::1024 14899 # Occupied blocks per task id 256511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::1 65 # Occupied blocks per task id 256611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::2 128 # Occupied blocks per task id 256711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::3 114 # Occupied blocks per task id 256811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1022::4 107 # Occupied blocks per task id 256911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::1 7 # Occupied blocks per task id 257011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::2 89 # Occupied blocks per task id 257111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::3 6 # Occupied blocks per task id 257211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1023::4 9 # Occupied blocks per task id 257311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::0 279 # Occupied blocks per task id 257411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1377 # Occupied blocks per task id 257511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::2 5586 # Occupied blocks per task id 257611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::3 5487 # Occupied blocks per task id 257711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.age_task_id_blocks_1024::4 2170 # Occupied blocks per task id 257811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1022 0.025269 # Percentage of cache occupancy per task id 257911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1023 0.006775 # Percentage of cache occupancy per task id 258011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.occ_task_id_percent::1024 0.909363 # Percentage of cache occupancy per task id 258111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.tag_accesses 393006433 # Number of tag accesses 258211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.tags.data_accesses 393006433 # Number of data accesses 258311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 258411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 563217 # number of ReadReq hits 258511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 188120 # number of ReadReq hits 258611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_hits::total 751337 # number of ReadReq hits 258711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::writebacks 3404083 # number of WritebackDirty hits 258811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_hits::total 3404083 # number of WritebackDirty hits 258911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_hits::writebacks 7859423 # number of WritebackClean hits 259011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_hits::total 7859423 # number of WritebackClean hits 259111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::cpu1.data 37 # number of UpgradeReq hits 259211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_hits::total 37 # number of UpgradeReq hits 259311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 1 # number of SCUpgradeReq hits 259411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_hits::total 1 # number of SCUpgradeReq hits 259511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_hits::cpu1.data 897837 # number of ReadExReq hits 259611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_hits::total 897837 # number of ReadExReq hits 259711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst 5343474 # number of ReadCleanReq hits 259811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_hits::total 5343474 # number of ReadCleanReq hits 259911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::cpu1.data 2865962 # number of ReadSharedReq hits 260011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_hits::total 2865962 # number of ReadSharedReq hits 260111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::cpu1.data 200218 # number of InvalidateReq hits 260211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_hits::total 200218 # number of InvalidateReq hits 260311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.dtb.walker 563217 # number of demand (read+write) hits 260411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.itb.walker 188120 # number of demand (read+write) hits 260511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.inst 5343474 # number of demand (read+write) hits 260611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::cpu1.data 3763799 # number of demand (read+write) hits 260711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_hits::total 9858610 # number of demand (read+write) hits 260811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.dtb.walker 563217 # number of overall hits 260911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.itb.walker 188120 # number of overall hits 261011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.inst 5343474 # number of overall hits 261111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::cpu1.data 3763799 # number of overall hits 261211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_hits::total 9858610 # number of overall hits 261311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 20588 # number of ReadReq misses 261411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 9811 # number of ReadReq misses 261511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_misses::total 30399 # number of ReadReq misses 261611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::cpu1.data 230170 # number of UpgradeReq misses 261711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_misses::total 230170 # number of UpgradeReq misses 261811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 192283 # number of SCUpgradeReq misses 261911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_misses::total 192283 # number of SCUpgradeReq misses 262011606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 4 # number of SCUpgradeFailReq misses 262111606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_misses::total 4 # number of SCUpgradeFailReq misses 262211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_misses::cpu1.data 257129 # number of ReadExReq misses 262311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_misses::total 257129 # number of ReadExReq misses 262411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst 559914 # number of ReadCleanReq misses 262511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_misses::total 559914 # number of ReadCleanReq misses 262611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::cpu1.data 968987 # number of ReadSharedReq misses 262711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_misses::total 968987 # number of ReadSharedReq misses 262811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::cpu1.data 258105 # number of InvalidateReq misses 262911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_misses::total 258105 # number of InvalidateReq misses 263011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.dtb.walker 20588 # number of demand (read+write) misses 263111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.itb.walker 9811 # number of demand (read+write) misses 263211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.inst 559914 # number of demand (read+write) misses 263311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::cpu1.data 1226116 # number of demand (read+write) misses 263411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_misses::total 1816429 # number of demand (read+write) misses 263511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.dtb.walker 20588 # number of overall misses 263611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.itb.walker 9811 # number of overall misses 263711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.inst 559914 # number of overall misses 263811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::cpu1.data 1226116 # number of overall misses 263911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_misses::total 1816429 # number of overall misses 264011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 677842000 # number of ReadReq miss cycles 264111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 364880500 # number of ReadReq miss cycles 264211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_latency::total 1042722500 # number of ReadReq miss cycles 264311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 983294000 # number of UpgradeReq miss cycles 264411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_latency::total 983294000 # number of UpgradeReq miss cycles 264511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 271676000 # number of SCUpgradeReq miss cycles 264611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_latency::total 271676000 # number of SCUpgradeReq miss cycles 264711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2839500 # number of SCUpgradeFailReq miss cycles 264811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2839500 # number of SCUpgradeFailReq miss cycles 264911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 12532259990 # number of ReadExReq miss cycles 265011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_latency::total 12532259990 # number of ReadExReq miss cycles 265111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst 20571950500 # number of ReadCleanReq miss cycles 265211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_latency::total 20571950500 # number of ReadCleanReq miss cycles 265311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 36061918479 # number of ReadSharedReq miss cycles 265411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_latency::total 36061918479 # number of ReadSharedReq miss cycles 265511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data 340389000 # number of InvalidateReq miss cycles 265611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_latency::total 340389000 # number of InvalidateReq miss cycles 265711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 677842000 # number of demand (read+write) miss cycles 265811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 364880500 # number of demand (read+write) miss cycles 265911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.inst 20571950500 # number of demand (read+write) miss cycles 266011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::cpu1.data 48594178469 # number of demand (read+write) miss cycles 266111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_latency::total 70208851469 # number of demand (read+write) miss cycles 266211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 677842000 # number of overall miss cycles 266311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 364880500 # number of overall miss cycles 266411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.inst 20571950500 # number of overall miss cycles 266511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::cpu1.data 48594178469 # number of overall miss cycles 266611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_latency::total 70208851469 # number of overall miss cycles 266711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 583805 # number of ReadReq accesses(hits+misses) 266811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 197931 # number of ReadReq accesses(hits+misses) 266911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_accesses::total 781736 # number of ReadReq accesses(hits+misses) 267011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::writebacks 3404083 # number of WritebackDirty accesses(hits+misses) 267111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackDirty_accesses::total 3404083 # number of WritebackDirty accesses(hits+misses) 267211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::writebacks 7859423 # number of WritebackClean accesses(hits+misses) 267311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.WritebackClean_accesses::total 7859423 # number of WritebackClean accesses(hits+misses) 267411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 230207 # number of UpgradeReq accesses(hits+misses) 267511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_accesses::total 230207 # number of UpgradeReq accesses(hits+misses) 267611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 192284 # number of SCUpgradeReq accesses(hits+misses) 267711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_accesses::total 192284 # number of SCUpgradeReq accesses(hits+misses) 267811606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 4 # number of SCUpgradeFailReq accesses(hits+misses) 267911606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_accesses::total 4 # number of SCUpgradeFailReq accesses(hits+misses) 268011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1154966 # number of ReadExReq accesses(hits+misses) 268111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_accesses::total 1154966 # number of ReadExReq accesses(hits+misses) 268211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst 5903388 # number of ReadCleanReq accesses(hits+misses) 268311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_accesses::total 5903388 # number of ReadCleanReq accesses(hits+misses) 268411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data 3834949 # number of ReadSharedReq accesses(hits+misses) 268511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_accesses::total 3834949 # number of ReadSharedReq accesses(hits+misses) 268611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::cpu1.data 458323 # number of InvalidateReq accesses(hits+misses) 268711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_accesses::total 458323 # number of InvalidateReq accesses(hits+misses) 268811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 583805 # number of demand (read+write) accesses 268911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.itb.walker 197931 # number of demand (read+write) accesses 269011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.inst 5903388 # number of demand (read+write) accesses 269111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::cpu1.data 4989915 # number of demand (read+write) accesses 269211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_accesses::total 11675039 # number of demand (read+write) accesses 269311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 583805 # number of overall (read+write) accesses 269411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.itb.walker 197931 # number of overall (read+write) accesses 269511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.inst 5903388 # number of overall (read+write) accesses 269611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::cpu1.data 4989915 # number of overall (read+write) accesses 269711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_accesses::total 11675039 # number of overall (read+write) accesses 269811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.035265 # miss rate for ReadReq accesses 269911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.049568 # miss rate for ReadReq accesses 270011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_miss_rate::total 0.038887 # miss rate for ReadReq accesses 270111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.999839 # miss rate for UpgradeReq accesses 270211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_miss_rate::total 0.999839 # miss rate for UpgradeReq accesses 270311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.999995 # miss rate for SCUpgradeReq accesses 270411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.999995 # miss rate for SCUpgradeReq accesses 270510576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses 270610576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses 270711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.222629 # miss rate for ReadExReq accesses 270811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_miss_rate::total 0.222629 # miss rate for ReadExReq accesses 270911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst 0.094846 # miss rate for ReadCleanReq accesses 271011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_miss_rate::total 0.094846 # miss rate for ReadCleanReq accesses 271111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data 0.252673 # miss rate for ReadSharedReq accesses 271211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_miss_rate::total 0.252673 # miss rate for ReadSharedReq accesses 271311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data 0.563151 # miss rate for InvalidateReq accesses 271411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_miss_rate::total 0.563151 # miss rate for InvalidateReq accesses 271511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.035265 # miss rate for demand accesses 271611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.049568 # miss rate for demand accesses 271711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.094846 # miss rate for demand accesses 271811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::cpu1.data 0.245719 # miss rate for demand accesses 271911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_miss_rate::total 0.155582 # miss rate for demand accesses 272011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.035265 # miss rate for overall accesses 272111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.049568 # miss rate for overall accesses 272211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.094846 # miss rate for overall accesses 272311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::cpu1.data 0.245719 # miss rate for overall accesses 272411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_miss_rate::total 0.155582 # miss rate for overall accesses 272511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 32924.130561 # average ReadReq miss latency 272611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 37190.959128 # average ReadReq miss latency 272711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_miss_latency::total 34301.210566 # average ReadReq miss latency 272811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 4272.033714 # average UpgradeReq miss latency 272911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 4272.033714 # average UpgradeReq miss latency 273011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 1412.896616 # average SCUpgradeReq miss latency 273111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 1412.896616 # average SCUpgradeReq miss latency 273211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 709875 # average SCUpgradeFailReq miss latency 273311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 709875 # average SCUpgradeFailReq miss latency 273411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 48739.193129 # average ReadExReq miss latency 273511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_miss_latency::total 48739.193129 # average ReadExReq miss latency 273611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 36741.268302 # average ReadCleanReq miss latency 273711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 36741.268302 # average ReadCleanReq miss latency 273811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 37216.101433 # average ReadSharedReq miss latency 273911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 37216.101433 # average ReadSharedReq miss latency 274011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data 1318.800488 # average InvalidateReq miss latency 274111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_miss_latency::total 1318.800488 # average InvalidateReq miss latency 274211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 32924.130561 # average overall miss latency 274311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 37190.959128 # average overall miss latency 274411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 36741.268302 # average overall miss latency 274511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 39632.611000 # average overall miss latency 274611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_miss_latency::total 38652.130895 # average overall miss latency 274711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 32924.130561 # average overall miss latency 274811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 37190.959128 # average overall miss latency 274911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 36741.268302 # average overall miss latency 275011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 39632.611000 # average overall miss latency 275111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_miss_latency::total 38652.130895 # average overall miss latency 275211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.blocked_cycles::no_mshrs 308 # number of cycles access was blocked 275310576Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 275411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.blocked::no_mshrs 11 # number of cycles access was blocked 275510576Sandreas.hansson@arm.comsystem.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked 275611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_mshrs 28 # average number of cycles each access was blocked 275710576Sandreas.hansson@arm.comsystem.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 275811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.unused_prefetches 42085 # number of HardPF blocks evicted w/o reference 275911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.writebacks::writebacks 1170856 # number of writebacks 276011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.writebacks::total 1170856 # number of writebacks 276111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker 68 # number of ReadReq MSHR hits 276211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker 195 # number of ReadReq MSHR hits 276311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_hits::total 263 # number of ReadReq MSHR hits 276411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 13529 # number of ReadExReq MSHR hits 276511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_hits::total 13529 # number of ReadExReq MSHR hits 276611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst 3 # number of ReadCleanReq MSHR hits 276711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_hits::total 3 # number of ReadCleanReq MSHR hits 276811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data 4671 # number of ReadSharedReq MSHR hits 276911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_hits::total 4671 # number of ReadSharedReq MSHR hits 277011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data 5 # number of InvalidateReq MSHR hits 277111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_hits::total 5 # number of InvalidateReq MSHR hits 277211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker 68 # number of demand (read+write) MSHR hits 277311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker 195 # number of demand (read+write) MSHR hits 277411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.inst 3 # number of demand (read+write) MSHR hits 277511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::cpu1.data 18200 # number of demand (read+write) MSHR hits 277611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_hits::total 18466 # number of demand (read+write) MSHR hits 277711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker 68 # number of overall MSHR hits 277811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker 195 # number of overall MSHR hits 277911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.inst 3 # number of overall MSHR hits 278011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::cpu1.data 18200 # number of overall MSHR hits 278111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_hits::total 18466 # number of overall MSHR hits 278211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 20520 # number of ReadReq MSHR misses 278311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 9616 # number of ReadReq MSHR misses 278411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_misses::total 30136 # number of ReadReq MSHR misses 278511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 763352 # number of HardPFReq MSHR misses 278611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_misses::total 763352 # number of HardPFReq MSHR misses 278711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 230170 # number of UpgradeReq MSHR misses 278811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_misses::total 230170 # number of UpgradeReq MSHR misses 278911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 192283 # number of SCUpgradeReq MSHR misses 279011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 192283 # number of SCUpgradeReq MSHR misses 279111606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 4 # number of SCUpgradeFailReq MSHR misses 279211606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 4 # number of SCUpgradeFailReq MSHR misses 279311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 243600 # number of ReadExReq MSHR misses 279411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_misses::total 243600 # number of ReadExReq MSHR misses 279511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst 559911 # number of ReadCleanReq MSHR misses 279611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_misses::total 559911 # number of ReadCleanReq MSHR misses 279711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data 964316 # number of ReadSharedReq MSHR misses 279811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_misses::total 964316 # number of ReadSharedReq MSHR misses 279911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data 258100 # number of InvalidateReq MSHR misses 280011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_misses::total 258100 # number of InvalidateReq MSHR misses 280111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 20520 # number of demand (read+write) MSHR misses 280211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 9616 # number of demand (read+write) MSHR misses 280311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.inst 559911 # number of demand (read+write) MSHR misses 280411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::cpu1.data 1207916 # number of demand (read+write) MSHR misses 280511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_misses::total 1797963 # number of demand (read+write) MSHR misses 280611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 20520 # number of overall MSHR misses 280711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 9616 # number of overall MSHR misses 280811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.inst 559911 # number of overall MSHR misses 280911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.data 1207916 # number of overall MSHR misses 281011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 763352 # number of overall MSHR misses 281111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_misses::total 2561315 # number of overall MSHR misses 281211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst 67 # number of ReadReq MSHR uncacheable 281311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data 21291 # number of ReadReq MSHR uncacheable 281411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable::total 21358 # number of ReadReq MSHR uncacheable 281511606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data 19410 # number of WriteReq MSHR uncacheable 281611606Sandreas.sandberg@arm.comsystem.cpu1.l2cache.WriteReq_mshr_uncacheable::total 19410 # number of WriteReq MSHR uncacheable 281711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst 67 # number of overall MSHR uncacheable misses 281811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data 40701 # number of overall MSHR uncacheable misses 281911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_misses::total 40768 # number of overall MSHR uncacheable misses 282011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 553404000 # number of ReadReq MSHR miss cycles 282111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 304119000 # number of ReadReq MSHR miss cycles 282211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_latency::total 857523000 # number of ReadReq MSHR miss cycles 282311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 42319154022 # number of HardPFReq MSHR miss cycles 282411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 42319154022 # number of HardPFReq MSHR miss cycles 282511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 4307815491 # number of UpgradeReq MSHR miss cycles 282611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 4307815491 # number of UpgradeReq MSHR miss cycles 282711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2930523994 # number of SCUpgradeReq MSHR miss cycles 282811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2930523994 # number of SCUpgradeReq MSHR miss cycles 282911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 2407500 # number of SCUpgradeFailReq MSHR miss cycles 283011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 2407500 # number of SCUpgradeFailReq MSHR miss cycles 283111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 8988147495 # number of ReadExReq MSHR miss cycles 283211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 8988147495 # number of ReadExReq MSHR miss cycles 283311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst 17212365000 # number of ReadCleanReq MSHR miss cycles 283411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total 17212365000 # number of ReadCleanReq MSHR miss cycles 283511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 29935787486 # number of ReadSharedReq MSHR miss cycles 283611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 29935787486 # number of ReadSharedReq MSHR miss cycles 283711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data 6963364497 # number of InvalidateReq MSHR miss cycles 283811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total 6963364497 # number of InvalidateReq MSHR miss cycles 283911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 553404000 # number of demand (read+write) MSHR miss cycles 284011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 304119000 # number of demand (read+write) MSHR miss cycles 284111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 17212365000 # number of demand (read+write) MSHR miss cycles 284211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 38923934981 # number of demand (read+write) MSHR miss cycles 284311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_latency::total 56993822981 # number of demand (read+write) MSHR miss cycles 284411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 553404000 # number of overall MSHR miss cycles 284511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 304119000 # number of overall MSHR miss cycles 284611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 17212365000 # number of overall MSHR miss cycles 284711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 38923934981 # number of overall MSHR miss cycles 284811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 42319154022 # number of overall MSHR miss cycles 284911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_latency::total 99312977003 # number of overall MSHR miss cycles 285011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 6576000 # number of ReadReq MSHR uncacheable cycles 285111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 3627092000 # number of ReadReq MSHR uncacheable cycles 285211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 3633668000 # number of ReadReq MSHR uncacheable cycles 285311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 6576000 # number of overall MSHR uncacheable cycles 285411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 3627092000 # number of overall MSHR uncacheable cycles 285511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_uncacheable_latency::total 3633668000 # number of overall MSHR uncacheable cycles 285611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.035149 # mshr miss rate for ReadReq accesses 285711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.048583 # mshr miss rate for ReadReq accesses 285811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.038550 # mshr miss rate for ReadReq accesses 285910576Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 286010576Sandreas.hansson@arm.comsystem.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 286111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.999839 # mshr miss rate for UpgradeReq accesses 286211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.999839 # mshr miss rate for UpgradeReq accesses 286311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.999995 # mshr miss rate for SCUpgradeReq accesses 286411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.999995 # mshr miss rate for SCUpgradeReq accesses 286510576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses 286610576Sandreas.hansson@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses 286711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.210915 # mshr miss rate for ReadExReq accesses 286811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.210915 # mshr miss rate for ReadExReq accesses 286911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst 0.094846 # mshr miss rate for ReadCleanReq accesses 287011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total 0.094846 # mshr miss rate for ReadCleanReq accesses 287111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data 0.251455 # mshr miss rate for ReadSharedReq accesses 287211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total 0.251455 # mshr miss rate for ReadSharedReq accesses 287311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data 0.563140 # mshr miss rate for InvalidateReq accesses 287411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total 0.563140 # mshr miss rate for InvalidateReq accesses 287511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.035149 # mshr miss rate for demand accesses 287611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.048583 # mshr miss rate for demand accesses 287711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.094846 # mshr miss rate for demand accesses 287811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.242071 # mshr miss rate for demand accesses 287911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_mshr_miss_rate::total 0.154001 # mshr miss rate for demand accesses 288011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.035149 # mshr miss rate for overall accesses 288111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.048583 # mshr miss rate for overall accesses 288211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.094846 # mshr miss rate for overall accesses 288311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.242071 # mshr miss rate for overall accesses 288410576Sandreas.hansson@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses 288511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_mshr_miss_rate::total 0.219384 # mshr miss rate for overall accesses 288611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 26969.005848 # average ReadReq mshr miss latency 288711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 31626.351913 # average ReadReq mshr miss latency 288811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 28455.103531 # average ReadReq mshr miss latency 288911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 55438.584063 # average HardPFReq mshr miss latency 289011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 55438.584063 # average HardPFReq mshr miss latency 289111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 18715.799153 # average UpgradeReq mshr miss latency 289211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18715.799153 # average UpgradeReq mshr miss latency 289311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15240.681672 # average SCUpgradeReq mshr miss latency 289411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15240.681672 # average SCUpgradeReq mshr miss latency 289511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 601875 # average SCUpgradeFailReq mshr miss latency 289611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 601875 # average SCUpgradeFailReq mshr miss latency 289711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 36897.157204 # average ReadExReq mshr miss latency 289811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 36897.157204 # average ReadExReq mshr miss latency 289911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 30741.251735 # average ReadCleanReq mshr miss latency 290011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 30741.251735 # average ReadCleanReq mshr miss latency 290111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 31043.545359 # average ReadSharedReq mshr miss latency 290211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31043.545359 # average ReadSharedReq mshr miss latency 290311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 26979.327768 # average InvalidateReq mshr miss latency 290411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 26979.327768 # average InvalidateReq mshr miss latency 290511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 26969.005848 # average overall mshr miss latency 290611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 31626.351913 # average overall mshr miss latency 290711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 30741.251735 # average overall mshr miss latency 290811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 32224.041226 # average overall mshr miss latency 290911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.demand_avg_mshr_miss_latency::total 31699.107813 # average overall mshr miss latency 291011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 26969.005848 # average overall mshr miss latency 291111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 31626.351913 # average overall mshr miss latency 291211680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 30741.251735 # average overall mshr miss latency 291311680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 32224.041226 # average overall mshr miss latency 291411680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 55438.584063 # average overall mshr miss latency 291511680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_miss_latency::total 38774.214418 # average overall mshr miss latency 291611680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 98149.253731 # average ReadReq mshr uncacheable latency 291711680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 170357.991640 # average ReadReq mshr uncacheable latency 291811680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 170131.472984 # average ReadReq mshr uncacheable latency 291911680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 98149.253731 # average overall mshr uncacheable latency 292011680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 89115.549986 # average overall mshr uncacheable latency 292111680SCurtis.Dunham@arm.comsystem.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 89130.396389 # average overall mshr uncacheable latency 292211680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_requests 23401917 # Total number of requests made to the snoop filter. 292311680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_requests 12050394 # Number of requests hitting in the snoop filter with a single holder of the requested data. 292411680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_requests 1685 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 292511680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.tot_snoops 583324 # Total number of snoops made to the snoop filter. 292611680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_single_snoops 583320 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 292711606Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_filter.hit_multi_snoops 4 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 292811680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 292911680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadReq 895492 # Transaction distribution 293011680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadResp 10720388 # Transaction distribution 293111680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadRespWithInvalidate 2 # Transaction distribution 293211606Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteReq 19410 # Transaction distribution 293311606Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.trans_dist::WriteResp 19410 # Transaction distribution 293411680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackDirty 4582624 # Transaction distribution 293511680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::WritebackClean 7861129 # Transaction distribution 293611680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::CleanEvict 1298468 # Transaction distribution 293711680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFReq 967756 # Transaction distribution 293811680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::HardPFResp 11 # Transaction distribution 293911680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeReq 436519 # Transaction distribution 294011680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeReq 348532 # Transaction distribution 294111680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeResp 480708 # Transaction distribution 294211680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 65 # Transaction distribution 294311680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::UpgradeFailResp 133 # Transaction distribution 294411680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExReq 1183332 # Transaction distribution 294511680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadExResp 1160512 # Transaction distribution 294611680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadCleanReq 5903405 # Transaction distribution 294711680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::ReadSharedReq 4845353 # Transaction distribution 294811680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateReq 522418 # Transaction distribution 294911680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.trans_dist::InvalidateResp 458323 # Transaction distribution 295011680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 17709789 # Packet count per connected master and slave (bytes) 295111680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 17335665 # Packet count per connected master and slave (bytes) 295211680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 416038 # Packet count per connected master and slave (bytes) 295311680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1239832 # Packet count per connected master and slave (bytes) 295411680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_count::total 36701324 # Packet count per connected master and slave (bytes) 295511680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 755601072 # Cumulative packet size per connected master and slave (bytes) 295611680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 668583302 # Cumulative packet size per connected master and slave (bytes) 295711680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1583448 # Cumulative packet size per connected master and slave (bytes) 295811680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 4670440 # Cumulative packet size per connected master and slave (bytes) 295911680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.pkt_size::total 1430438262 # Cumulative packet size per connected master and slave (bytes) 296011680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoops 5153113 # Total snoops (count) 296111680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoopTraffic 82064432 # Total snoop traffic (bytes) 296211680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::samples 17599300 # Request fanout histogram 296311680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::mean 0.053842 # Request fanout histogram 296411680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::stdev 0.225707 # Request fanout histogram 296510576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 296611680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::0 16651717 94.62% 94.62% # Request fanout histogram 296711680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::1 947579 5.38% 100.00% # Request fanout histogram 296811606Sandreas.sandberg@arm.comsystem.cpu1.toL2Bus.snoop_fanout::2 4 0.00% 100.00% # Request fanout histogram 296910576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 297011138Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 297110827Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 297211680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoop_fanout::total 17599300 # Request fanout histogram 297311680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.reqLayer0.occupancy 23252082447 # Layer occupancy (ticks) 297411502SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 297511680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.snoopLayer0.occupancy 167523282 # Layer occupancy (ticks) 297610576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 297711680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer0.occupancy 8861086123 # Layer occupancy (ticks) 297810576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 297911680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer1.occupancy 7965231666 # Layer occupancy (ticks) 298010576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 298111680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer2.occupancy 218506693 # Layer occupancy (ticks) 298210576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 298311680SCurtis.Dunham@arm.comsystem.cpu1.toL2Bus.respLayer3.occupancy 656902733 # Layer occupancy (ticks) 298410576Sandreas.hansson@arm.comsystem.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 298511680SCurtis.Dunham@arm.comsystem.iobus.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 298611680SCurtis.Dunham@arm.comsystem.iobus.trans_dist::ReadReq 40332 # Transaction distribution 298711680SCurtis.Dunham@arm.comsystem.iobus.trans_dist::ReadResp 40332 # Transaction distribution 298811680SCurtis.Dunham@arm.comsystem.iobus.trans_dist::WriteReq 136631 # Transaction distribution 298911680SCurtis.Dunham@arm.comsystem.iobus.trans_dist::WriteResp 136631 # Transaction distribution 299011680SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47650 # Packet count per connected master and slave (bytes) 299110576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 299211245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 299310576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 299410576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 299510576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 299610576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 299710576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 299810576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 299910576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 300010576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 300111680SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes) 300210576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 300311680SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122584 # Packet count per connected master and slave (bytes) 300411680SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231262 # Packet count per connected master and slave (bytes) 300511680SCurtis.Dunham@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231262 # Packet count per connected master and slave (bytes) 300610576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 300710576Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 300811680SCurtis.Dunham@arm.comsystem.iobus.pkt_count::total 353926 # Packet count per connected master and slave (bytes) 300911680SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47670 # Cumulative packet size per connected master and slave (bytes) 301010576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 301111245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 301210576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 301310576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 301410576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 301510576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 301610576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 301710576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 301810576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 301910576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 302011680SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes) 302110576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 302211680SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155691 # Cumulative packet size per connected master and slave (bytes) 302311680SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7339064 # Cumulative packet size per connected master and slave (bytes) 302411680SCurtis.Dunham@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7339064 # Cumulative packet size per connected master and slave (bytes) 302510576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 302610576Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 302711680SCurtis.Dunham@arm.comsystem.iobus.pkt_size::total 7496841 # Cumulative packet size per connected master and slave (bytes) 302811680SCurtis.Dunham@arm.comsystem.iobus.reqLayer0.occupancy 36933004 # Layer occupancy (ticks) 302910576Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 303011680SCurtis.Dunham@arm.comsystem.iobus.reqLayer1.occupancy 9500 # Layer occupancy (ticks) 303110576Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 303211680SCurtis.Dunham@arm.comsystem.iobus.reqLayer2.occupancy 324000 # Layer occupancy (ticks) 303310576Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 303411680SCurtis.Dunham@arm.comsystem.iobus.reqLayer3.occupancy 10500 # Layer occupancy (ticks) 303510576Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 303611502SCurtis.Dunham@arm.comsystem.iobus.reqLayer4.occupancy 10500 # Layer occupancy (ticks) 303711245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 303811353Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 10500 # Layer occupancy (ticks) 303910576Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 304011680SCurtis.Dunham@arm.comsystem.iobus.reqLayer13.occupancy 10000 # Layer occupancy (ticks) 304110576Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 304211441Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 10500 # Layer occupancy (ticks) 304310576Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 304411441Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 10500 # Layer occupancy (ticks) 304510576Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 304611606Sandreas.sandberg@arm.comsystem.iobus.reqLayer16.occupancy 13000 # Layer occupancy (ticks) 304710576Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 304811680SCurtis.Dunham@arm.comsystem.iobus.reqLayer17.occupancy 10500 # Layer occupancy (ticks) 304910576Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 305011680SCurtis.Dunham@arm.comsystem.iobus.reqLayer23.occupancy 24511500 # Layer occupancy (ticks) 305110576Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 305211680SCurtis.Dunham@arm.comsystem.iobus.reqLayer24.occupancy 36406001 # Layer occupancy (ticks) 305310576Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 305411680SCurtis.Dunham@arm.comsystem.iobus.reqLayer25.occupancy 569333352 # Layer occupancy (ticks) 305510576Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 305611680SCurtis.Dunham@arm.comsystem.iobus.respLayer0.occupancy 92684000 # Layer occupancy (ticks) 305710576Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 305811680SCurtis.Dunham@arm.comsystem.iobus.respLayer3.occupancy 147958000 # Layer occupancy (ticks) 305910576Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 306010892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 306110576Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 306211680SCurtis.Dunham@arm.comsystem.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 306311680SCurtis.Dunham@arm.comsystem.iocache.tags.replacements 115627 # number of replacements 306411680SCurtis.Dunham@arm.comsystem.iocache.tags.tagsinuse 11.209625 # Cycle average of tags in use 306511245Sandreas.sandberg@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 306611680SCurtis.Dunham@arm.comsystem.iocache.tags.sampled_refs 115643 # Sample count of references to valid blocks. 306711245Sandreas.sandberg@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 306811680SCurtis.Dunham@arm.comsystem.iocache.tags.warmup_cycle 9156281985000 # Cycle when the warmup percentage was hit. 306911680SCurtis.Dunham@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 7.417323 # Average occupied blocks per requestor 307011680SCurtis.Dunham@arm.comsystem.iocache.tags.occ_blocks::realview.ide 3.792302 # Average occupied blocks per requestor 307111680SCurtis.Dunham@arm.comsystem.iocache.tags.occ_percent::realview.ethernet 0.463583 # Average percentage of cache occupancy 307211680SCurtis.Dunham@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.237019 # Average percentage of cache occupancy 307311680SCurtis.Dunham@arm.comsystem.iocache.tags.occ_percent::total 0.700602 # Average percentage of cache occupancy 307410576Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 307510576Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 307610576Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 307711680SCurtis.Dunham@arm.comsystem.iocache.tags.tag_accesses 1041036 # Number of tag accesses 307811680SCurtis.Dunham@arm.comsystem.iocache.tags.data_accesses 1041036 # Number of data accesses 307911680SCurtis.Dunham@arm.comsystem.iocache.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 308010576Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 308111680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_misses::realview.ide 8903 # number of ReadReq misses 308211680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_misses::total 8940 # number of ReadReq misses 308310576Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 308410576Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 308510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106728 # number of WriteLineReq misses 308610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106728 # number of WriteLineReq misses 308710576Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 308811680SCurtis.Dunham@arm.comsystem.iocache.demand_misses::realview.ide 115631 # number of demand (read+write) misses 308911680SCurtis.Dunham@arm.comsystem.iocache.demand_misses::total 115671 # number of demand (read+write) misses 309010576Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 309111680SCurtis.Dunham@arm.comsystem.iocache.overall_misses::realview.ide 115631 # number of overall misses 309211680SCurtis.Dunham@arm.comsystem.iocache.overall_misses::total 115671 # number of overall misses 309311606Sandreas.sandberg@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5200000 # number of ReadReq miss cycles 309411680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1786499757 # number of ReadReq miss cycles 309511680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_miss_latency::total 1791699757 # number of ReadReq miss cycles 309610944Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 369000 # number of WriteReq miss cycles 309710944Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 369000 # number of WriteReq miss cycles 309811680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 13185420595 # number of WriteLineReq miss cycles 309911680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_miss_latency::total 13185420595 # number of WriteLineReq miss cycles 310011606Sandreas.sandberg@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5569000 # number of demand (read+write) miss cycles 310111680SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::realview.ide 14971920352 # number of demand (read+write) miss cycles 310211680SCurtis.Dunham@arm.comsystem.iocache.demand_miss_latency::total 14977489352 # number of demand (read+write) miss cycles 310311606Sandreas.sandberg@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5569000 # number of overall miss cycles 310411680SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::realview.ide 14971920352 # number of overall miss cycles 310511680SCurtis.Dunham@arm.comsystem.iocache.overall_miss_latency::total 14977489352 # number of overall miss cycles 310610576Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 310711680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8903 # number of ReadReq accesses(hits+misses) 310811680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_accesses::total 8940 # number of ReadReq accesses(hits+misses) 310910576Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 311010576Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 311110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106728 # number of WriteLineReq accesses(hits+misses) 311210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106728 # number of WriteLineReq accesses(hits+misses) 311310576Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 311411680SCurtis.Dunham@arm.comsystem.iocache.demand_accesses::realview.ide 115631 # number of demand (read+write) accesses 311511680SCurtis.Dunham@arm.comsystem.iocache.demand_accesses::total 115671 # number of demand (read+write) accesses 311610576Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 311711680SCurtis.Dunham@arm.comsystem.iocache.overall_accesses::realview.ide 115631 # number of overall (read+write) accesses 311811680SCurtis.Dunham@arm.comsystem.iocache.overall_accesses::total 115671 # number of overall (read+write) accesses 311910576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 312010576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 312110576Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 312210576Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 312310576Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 312410892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 312510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 312610576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 312710576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 312810576Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 312910576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 313010576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 313110576Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 313211606Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 140540.540541 # average ReadReq miss latency 313311680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 200662.670673 # average ReadReq miss latency 313411680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 200413.843065 # average ReadReq miss latency 313510944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 123000 # average WriteReq miss latency 313610944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 123000 # average WriteReq miss latency 313711680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 123542.281266 # average WriteLineReq miss latency 313811680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 123542.281266 # average WriteLineReq miss latency 313911606Sandreas.sandberg@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 139225 # average overall miss latency 314011680SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 129480.159750 # average overall miss latency 314111680SCurtis.Dunham@arm.comsystem.iocache.demand_avg_miss_latency::total 129483.529597 # average overall miss latency 314211606Sandreas.sandberg@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 139225 # average overall miss latency 314311680SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 129480.159750 # average overall miss latency 314411680SCurtis.Dunham@arm.comsystem.iocache.overall_avg_miss_latency::total 129483.529597 # average overall miss latency 314511680SCurtis.Dunham@arm.comsystem.iocache.blocked_cycles::no_mshrs 39692 # number of cycles access was blocked 314610576Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 314711680SCurtis.Dunham@arm.comsystem.iocache.blocked::no_mshrs 3537 # number of cycles access was blocked 314810576Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 314911680SCurtis.Dunham@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 11.221939 # average number of cycles each access was blocked 315010576Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 315111680SCurtis.Dunham@arm.comsystem.iocache.writebacks::writebacks 106694 # number of writebacks 315211680SCurtis.Dunham@arm.comsystem.iocache.writebacks::total 106694 # number of writebacks 315310576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 315411680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8903 # number of ReadReq MSHR misses 315511680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_misses::total 8940 # number of ReadReq MSHR misses 315610576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 315710576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 315810892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106728 # number of WriteLineReq MSHR misses 315910892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106728 # number of WriteLineReq MSHR misses 316010576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 316111680SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_misses::realview.ide 115631 # number of demand (read+write) MSHR misses 316211680SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_misses::total 115671 # number of demand (read+write) MSHR misses 316310576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 316411680SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_misses::realview.ide 115631 # number of overall MSHR misses 316511680SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_misses::total 115671 # number of overall MSHR misses 316611606Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3350000 # number of ReadReq MSHR miss cycles 316711680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1341349757 # number of ReadReq MSHR miss cycles 316811680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1344699757 # number of ReadReq MSHR miss cycles 316910944Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 219000 # number of WriteReq MSHR miss cycles 317010944Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 219000 # number of WriteReq MSHR miss cycles 317111680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 7839860905 # number of WriteLineReq MSHR miss cycles 317211680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 7839860905 # number of WriteLineReq MSHR miss cycles 317311606Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3569000 # number of demand (read+write) MSHR miss cycles 317411680SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 9181210662 # number of demand (read+write) MSHR miss cycles 317511680SCurtis.Dunham@arm.comsystem.iocache.demand_mshr_miss_latency::total 9184779662 # number of demand (read+write) MSHR miss cycles 317611606Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3569000 # number of overall MSHR miss cycles 317711680SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 9181210662 # number of overall MSHR miss cycles 317811680SCurtis.Dunham@arm.comsystem.iocache.overall_mshr_miss_latency::total 9184779662 # number of overall MSHR miss cycles 317910576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 318010576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 318110576Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 318210576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 318310576Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 318410892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 318510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 318610576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 318710576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 318810576Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 318910576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 319010576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 319110576Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 319211606Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90540.540541 # average ReadReq mshr miss latency 319311680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 150662.670673 # average ReadReq mshr miss latency 319411680SCurtis.Dunham@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 150413.843065 # average ReadReq mshr miss latency 319510944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 73000 # average WriteReq mshr miss latency 319610944Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 73000 # average WriteReq mshr miss latency 319711680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 73456.458521 # average WriteLineReq mshr miss latency 319811680SCurtis.Dunham@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 73456.458521 # average WriteLineReq mshr miss latency 319911606Sandreas.sandberg@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89225 # average overall mshr miss latency 320011680SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 79400.944920 # average overall mshr miss latency 320111680SCurtis.Dunham@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 79404.342160 # average overall mshr miss latency 320211606Sandreas.sandberg@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89225 # average overall mshr miss latency 320311680SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 79400.944920 # average overall mshr miss latency 320411680SCurtis.Dunham@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 79404.342160 # average overall mshr miss latency 320511680SCurtis.Dunham@arm.comsystem.l2c.tags.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 320611680SCurtis.Dunham@arm.comsystem.l2c.tags.replacements 1712520 # number of replacements 320711680SCurtis.Dunham@arm.comsystem.l2c.tags.tagsinuse 65207.555116 # Cycle average of tags in use 320811680SCurtis.Dunham@arm.comsystem.l2c.tags.total_refs 7020190 # Total number of references to valid blocks. 320911680SCurtis.Dunham@arm.comsystem.l2c.tags.sampled_refs 1774780 # Sample count of references to valid blocks. 321011680SCurtis.Dunham@arm.comsystem.l2c.tags.avg_refs 3.955527 # Average number of references to valid blocks. 321111680SCurtis.Dunham@arm.comsystem.l2c.tags.warmup_cycle 3083323500 # Cycle when the warmup percentage was hit. 321211680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::writebacks 10815.100932 # Average occupied blocks per requestor 321311680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.dtb.walker 305.602667 # Average occupied blocks per requestor 321411680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.itb.walker 366.195320 # Average occupied blocks per requestor 321511680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.inst 3964.024216 # Average occupied blocks per requestor 321611680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.data 19638.791484 # Average occupied blocks per requestor 321711680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 14261.868883 # Average occupied blocks per requestor 321811680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.dtb.walker 151.853339 # Average occupied blocks per requestor 321911680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.itb.walker 181.379081 # Average occupied blocks per requestor 322011680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.inst 3223.101636 # Average occupied blocks per requestor 322111680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.data 5938.767305 # Average occupied blocks per requestor 322211680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 6360.870252 # Average occupied blocks per requestor 322311680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::writebacks 0.165025 # Average percentage of cache occupancy 322411680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.dtb.walker 0.004663 # Average percentage of cache occupancy 322511680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.itb.walker 0.005588 # Average percentage of cache occupancy 322611680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.inst 0.060486 # Average percentage of cache occupancy 322711680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.data 0.299664 # Average percentage of cache occupancy 322811680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.217619 # Average percentage of cache occupancy 322911680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.dtb.walker 0.002317 # Average percentage of cache occupancy 323011680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.itb.walker 0.002768 # Average percentage of cache occupancy 323111680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.inst 0.049181 # Average percentage of cache occupancy 323211680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.data 0.090618 # Average percentage of cache occupancy 323311680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.097059 # Average percentage of cache occupancy 323411680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_percent::total 0.994988 # Average percentage of cache occupancy 323511680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_blocks::1022 11498 # Occupied blocks per task id 323611606Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_blocks::1023 249 # Occupied blocks per task id 323711680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_blocks::1024 50513 # Occupied blocks per task id 323811680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::1 1 # Occupied blocks per task id 323911680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::2 1395 # Occupied blocks per task id 324011680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::3 577 # Occupied blocks per task id 324111680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1022::4 9525 # Occupied blocks per task id 324211680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1023::2 3 # Occupied blocks per task id 324311680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1023::4 246 # Occupied blocks per task id 324411680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::0 38 # Occupied blocks per task id 324511680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::1 271 # Occupied blocks per task id 324611680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::2 2497 # Occupied blocks per task id 324711680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::3 4893 # Occupied blocks per task id 324811680SCurtis.Dunham@arm.comsystem.l2c.tags.age_task_id_blocks_1024::4 42814 # Occupied blocks per task id 324911680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_percent::1022 0.175446 # Percentage of cache occupancy per task id 325011606Sandreas.sandberg@arm.comsystem.l2c.tags.occ_task_id_percent::1023 0.003799 # Percentage of cache occupancy per task id 325111680SCurtis.Dunham@arm.comsystem.l2c.tags.occ_task_id_percent::1024 0.770767 # Percentage of cache occupancy per task id 325211680SCurtis.Dunham@arm.comsystem.l2c.tags.tag_accesses 80570058 # Number of tag accesses 325311680SCurtis.Dunham@arm.comsystem.l2c.tags.data_accesses 80570058 # Number of data accesses 325411680SCurtis.Dunham@arm.comsystem.l2c.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 325511680SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_hits::writebacks 2973062 # number of WritebackDirty hits 325611680SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_hits::total 2973062 # number of WritebackDirty hits 325711680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_hits::cpu0.data 212913 # number of UpgradeReq hits 325811680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_hits::cpu1.data 179277 # number of UpgradeReq hits 325911680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_hits::total 392190 # number of UpgradeReq hits 326011680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_hits::cpu0.data 55777 # number of SCUpgradeReq hits 326111680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_hits::cpu1.data 49656 # number of SCUpgradeReq hits 326211680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_hits::total 105433 # number of SCUpgradeReq hits 326311680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_hits::cpu0.data 53324 # number of ReadExReq hits 326411680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_hits::cpu1.data 56619 # number of ReadExReq hits 326511680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_hits::total 109943 # number of ReadExReq hits 326611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.dtb.walker 12274 # number of ReadSharedReq hits 326711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.itb.walker 4633 # number of ReadSharedReq hits 326811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.inst 532793 # number of ReadSharedReq hits 326911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.data 642111 # number of ReadSharedReq hits 327011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher 285366 # number of ReadSharedReq hits 327111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.dtb.walker 12502 # number of ReadSharedReq hits 327211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.itb.walker 5292 # number of ReadSharedReq hits 327311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.inst 506134 # number of ReadSharedReq hits 327411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.data 588825 # number of ReadSharedReq hits 327511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher 298655 # number of ReadSharedReq hits 327611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_hits::total 2888585 # number of ReadSharedReq hits 327711680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_hits::cpu0.data 133712 # number of InvalidateReq hits 327811680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_hits::cpu1.data 132940 # number of InvalidateReq hits 327911680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_hits::total 266652 # number of InvalidateReq hits 328011680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.dtb.walker 12274 # number of demand (read+write) hits 328111680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.itb.walker 4633 # number of demand (read+write) hits 328211680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.inst 532793 # number of demand (read+write) hits 328311680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.data 695435 # number of demand (read+write) hits 328411680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu0.l2cache.prefetcher 285366 # number of demand (read+write) hits 328511680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.dtb.walker 12502 # number of demand (read+write) hits 328611680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.itb.walker 5292 # number of demand (read+write) hits 328711680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.inst 506134 # number of demand (read+write) hits 328811680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.data 645444 # number of demand (read+write) hits 328911680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::cpu1.l2cache.prefetcher 298655 # number of demand (read+write) hits 329011680SCurtis.Dunham@arm.comsystem.l2c.demand_hits::total 2998528 # number of demand (read+write) hits 329111680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.dtb.walker 12274 # number of overall hits 329211680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.itb.walker 4633 # number of overall hits 329311680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.inst 532793 # number of overall hits 329411680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.data 695435 # number of overall hits 329511680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu0.l2cache.prefetcher 285366 # number of overall hits 329611680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.dtb.walker 12502 # number of overall hits 329711680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.itb.walker 5292 # number of overall hits 329811680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.inst 506134 # number of overall hits 329911680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.data 645444 # number of overall hits 330011680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::cpu1.l2cache.prefetcher 298655 # number of overall hits 330111680SCurtis.Dunham@arm.comsystem.l2c.overall_hits::total 2998528 # number of overall hits 330211680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_misses::cpu0.data 25668 # number of UpgradeReq misses 330311680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_misses::cpu1.data 25681 # number of UpgradeReq misses 330411680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_misses::total 51349 # number of UpgradeReq misses 330511680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_misses::cpu0.data 646 # number of SCUpgradeReq misses 330611680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_misses::cpu1.data 809 # number of SCUpgradeReq misses 330711680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_misses::total 1455 # number of SCUpgradeReq misses 330811680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_misses::cpu0.data 94289 # number of ReadExReq misses 330911680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_misses::cpu1.data 48061 # number of ReadExReq misses 331011680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_misses::total 142350 # number of ReadExReq misses 331111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.dtb.walker 3531 # number of ReadSharedReq misses 331211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.itb.walker 3298 # number of ReadSharedReq misses 331311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.inst 60576 # number of ReadSharedReq misses 331411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.data 185593 # number of ReadSharedReq misses 331511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher 348444 # number of ReadSharedReq misses 331611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.dtb.walker 2063 # number of ReadSharedReq misses 331711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.itb.walker 1546 # number of ReadSharedReq misses 331811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.inst 53773 # number of ReadSharedReq misses 331911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.data 117277 # number of ReadSharedReq misses 332011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher 240910 # number of ReadSharedReq misses 332111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_misses::total 1017011 # number of ReadSharedReq misses 332211680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_misses::cpu0.data 478287 # number of InvalidateReq misses 332311680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_misses::cpu1.data 112149 # number of InvalidateReq misses 332411680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_misses::total 590436 # number of InvalidateReq misses 332511680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.dtb.walker 3531 # number of demand (read+write) misses 332611680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.itb.walker 3298 # number of demand (read+write) misses 332711680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.inst 60576 # number of demand (read+write) misses 332811680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.data 279882 # number of demand (read+write) misses 332911680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu0.l2cache.prefetcher 348444 # number of demand (read+write) misses 333011680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.dtb.walker 2063 # number of demand (read+write) misses 333111680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.itb.walker 1546 # number of demand (read+write) misses 333211680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.inst 53773 # number of demand (read+write) misses 333311680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.data 165338 # number of demand (read+write) misses 333411680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::cpu1.l2cache.prefetcher 240910 # number of demand (read+write) misses 333511680SCurtis.Dunham@arm.comsystem.l2c.demand_misses::total 1159361 # number of demand (read+write) misses 333611680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.dtb.walker 3531 # number of overall misses 333711680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.itb.walker 3298 # number of overall misses 333811680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.inst 60576 # number of overall misses 333911680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.data 279882 # number of overall misses 334011680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu0.l2cache.prefetcher 348444 # number of overall misses 334111680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.dtb.walker 2063 # number of overall misses 334211680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.itb.walker 1546 # number of overall misses 334311680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.inst 53773 # number of overall misses 334411680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.data 165338 # number of overall misses 334511680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::cpu1.l2cache.prefetcher 240910 # number of overall misses 334611680SCurtis.Dunham@arm.comsystem.l2c.overall_misses::total 1159361 # number of overall misses 334711680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu0.data 172222000 # number of UpgradeReq miss cycles 334811680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_latency::cpu1.data 155225500 # number of UpgradeReq miss cycles 334911680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_latency::total 327447500 # number of UpgradeReq miss cycles 335011680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu0.data 9175000 # number of SCUpgradeReq miss cycles 335111680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_latency::cpu1.data 5803000 # number of SCUpgradeReq miss cycles 335211680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_latency::total 14978000 # number of SCUpgradeReq miss cycles 335311680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_latency::cpu0.data 10233917991 # number of ReadExReq miss cycles 335411680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_latency::cpu1.data 5260660499 # number of ReadExReq miss cycles 335511680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_latency::total 15494578490 # number of ReadExReq miss cycles 335611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker 356299000 # number of ReadSharedReq miss cycles 335711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker 337167500 # number of ReadSharedReq miss cycles 335811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.inst 6654556500 # number of ReadSharedReq miss cycles 335911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.data 20784674000 # number of ReadSharedReq miss cycles 336011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher 53218202875 # number of ReadSharedReq miss cycles 336111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker 218154000 # number of ReadSharedReq miss cycles 336211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker 160424000 # number of ReadSharedReq miss cycles 336311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.inst 6046329000 # number of ReadSharedReq miss cycles 336411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.data 13882177499 # number of ReadSharedReq miss cycles 336511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher 36908535986 # number of ReadSharedReq miss cycles 336611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_latency::total 138566520360 # number of ReadSharedReq miss cycles 336711680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_latency::cpu0.data 31590000 # number of InvalidateReq miss cycles 336811680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_latency::cpu1.data 32968000 # number of InvalidateReq miss cycles 336911680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_latency::total 64558000 # number of InvalidateReq miss cycles 337011680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.dtb.walker 356299000 # number of demand (read+write) miss cycles 337111680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.itb.walker 337167500 # number of demand (read+write) miss cycles 337211680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.inst 6654556500 # number of demand (read+write) miss cycles 337311680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.data 31018591991 # number of demand (read+write) miss cycles 337411680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 53218202875 # number of demand (read+write) miss cycles 337511680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.dtb.walker 218154000 # number of demand (read+write) miss cycles 337611680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.itb.walker 160424000 # number of demand (read+write) miss cycles 337711680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.inst 6046329000 # number of demand (read+write) miss cycles 337811680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.data 19142837998 # number of demand (read+write) miss cycles 337911680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 36908535986 # number of demand (read+write) miss cycles 338011680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_latency::total 154061098850 # number of demand (read+write) miss cycles 338111680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.dtb.walker 356299000 # number of overall miss cycles 338211680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.itb.walker 337167500 # number of overall miss cycles 338311680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.inst 6654556500 # number of overall miss cycles 338411680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.data 31018591991 # number of overall miss cycles 338511680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 53218202875 # number of overall miss cycles 338611680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.dtb.walker 218154000 # number of overall miss cycles 338711680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.itb.walker 160424000 # number of overall miss cycles 338811680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.inst 6046329000 # number of overall miss cycles 338911680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.data 19142837998 # number of overall miss cycles 339011680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 36908535986 # number of overall miss cycles 339111680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_latency::total 154061098850 # number of overall miss cycles 339211680SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_accesses::writebacks 2973062 # number of WritebackDirty accesses(hits+misses) 339311680SCurtis.Dunham@arm.comsystem.l2c.WritebackDirty_accesses::total 2973062 # number of WritebackDirty accesses(hits+misses) 339411680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_accesses::cpu0.data 238581 # number of UpgradeReq accesses(hits+misses) 339511680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_accesses::cpu1.data 204958 # number of UpgradeReq accesses(hits+misses) 339611680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_accesses::total 443539 # number of UpgradeReq accesses(hits+misses) 339711680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu0.data 56423 # number of SCUpgradeReq accesses(hits+misses) 339811680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_accesses::cpu1.data 50465 # number of SCUpgradeReq accesses(hits+misses) 339911680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_accesses::total 106888 # number of SCUpgradeReq accesses(hits+misses) 340011680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_accesses::cpu0.data 147613 # number of ReadExReq accesses(hits+misses) 340111680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_accesses::cpu1.data 104680 # number of ReadExReq accesses(hits+misses) 340211680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_accesses::total 252293 # number of ReadExReq accesses(hits+misses) 340311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.dtb.walker 15805 # number of ReadSharedReq accesses(hits+misses) 340411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.itb.walker 7931 # number of ReadSharedReq accesses(hits+misses) 340511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.inst 593369 # number of ReadSharedReq accesses(hits+misses) 340611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.data 827704 # number of ReadSharedReq accesses(hits+misses) 340711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher 633810 # number of ReadSharedReq accesses(hits+misses) 340811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.dtb.walker 14565 # number of ReadSharedReq accesses(hits+misses) 340911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.itb.walker 6838 # number of ReadSharedReq accesses(hits+misses) 341011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.inst 559907 # number of ReadSharedReq accesses(hits+misses) 341111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.data 706102 # number of ReadSharedReq accesses(hits+misses) 341211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher 539565 # number of ReadSharedReq accesses(hits+misses) 341311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_accesses::total 3905596 # number of ReadSharedReq accesses(hits+misses) 341411680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_accesses::cpu0.data 611999 # number of InvalidateReq accesses(hits+misses) 341511680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_accesses::cpu1.data 245089 # number of InvalidateReq accesses(hits+misses) 341611680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_accesses::total 857088 # number of InvalidateReq accesses(hits+misses) 341711680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.dtb.walker 15805 # number of demand (read+write) accesses 341811680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.itb.walker 7931 # number of demand (read+write) accesses 341911680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.inst 593369 # number of demand (read+write) accesses 342011680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.data 975317 # number of demand (read+write) accesses 342111680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu0.l2cache.prefetcher 633810 # number of demand (read+write) accesses 342211680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.dtb.walker 14565 # number of demand (read+write) accesses 342311680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.itb.walker 6838 # number of demand (read+write) accesses 342411680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.inst 559907 # number of demand (read+write) accesses 342511680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.data 810782 # number of demand (read+write) accesses 342611680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::cpu1.l2cache.prefetcher 539565 # number of demand (read+write) accesses 342711680SCurtis.Dunham@arm.comsystem.l2c.demand_accesses::total 4157889 # number of demand (read+write) accesses 342811680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.dtb.walker 15805 # number of overall (read+write) accesses 342911680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.itb.walker 7931 # number of overall (read+write) accesses 343011680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.inst 593369 # number of overall (read+write) accesses 343111680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.data 975317 # number of overall (read+write) accesses 343211680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu0.l2cache.prefetcher 633810 # number of overall (read+write) accesses 343311680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.dtb.walker 14565 # number of overall (read+write) accesses 343411680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.itb.walker 6838 # number of overall (read+write) accesses 343511680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.inst 559907 # number of overall (read+write) accesses 343611680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.data 810782 # number of overall (read+write) accesses 343711680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::cpu1.l2cache.prefetcher 539565 # number of overall (read+write) accesses 343811680SCurtis.Dunham@arm.comsystem.l2c.overall_accesses::total 4157889 # number of overall (read+write) accesses 343911680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu0.data 0.107586 # miss rate for UpgradeReq accesses 344011680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_rate::cpu1.data 0.125299 # miss rate for UpgradeReq accesses 344111680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_miss_rate::total 0.115771 # miss rate for UpgradeReq accesses 344211680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.011449 # miss rate for SCUpgradeReq accesses 344311680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.016031 # miss rate for SCUpgradeReq accesses 344411680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_miss_rate::total 0.013612 # miss rate for SCUpgradeReq accesses 344511680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_rate::cpu0.data 0.638758 # miss rate for ReadExReq accesses 344611680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_rate::cpu1.data 0.459123 # miss rate for ReadExReq accesses 344711680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_miss_rate::total 0.564225 # miss rate for ReadExReq accesses 344811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker 0.223410 # miss rate for ReadSharedReq accesses 344911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker 0.415837 # miss rate for ReadSharedReq accesses 345011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.inst 0.102088 # miss rate for ReadSharedReq accesses 345111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.data 0.224226 # miss rate for ReadSharedReq accesses 345211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher 0.549761 # miss rate for ReadSharedReq accesses 345311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker 0.141641 # miss rate for ReadSharedReq accesses 345411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker 0.226089 # miss rate for ReadSharedReq accesses 345511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.inst 0.096039 # miss rate for ReadSharedReq accesses 345611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.data 0.166091 # miss rate for ReadSharedReq accesses 345711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher 0.446489 # miss rate for ReadSharedReq accesses 345811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_miss_rate::total 0.260398 # miss rate for ReadSharedReq accesses 345911680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_rate::cpu0.data 0.781516 # miss rate for InvalidateReq accesses 346011680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_rate::cpu1.data 0.457585 # miss rate for InvalidateReq accesses 346111680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_miss_rate::total 0.688886 # miss rate for InvalidateReq accesses 346211680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.dtb.walker 0.223410 # miss rate for demand accesses 346311680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.itb.walker 0.415837 # miss rate for demand accesses 346411680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.inst 0.102088 # miss rate for demand accesses 346511680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.data 0.286965 # miss rate for demand accesses 346611680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.549761 # miss rate for demand accesses 346711680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.dtb.walker 0.141641 # miss rate for demand accesses 346811680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.itb.walker 0.226089 # miss rate for demand accesses 346911680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.inst 0.096039 # miss rate for demand accesses 347011680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.data 0.203924 # miss rate for demand accesses 347111680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.446489 # miss rate for demand accesses 347211680SCurtis.Dunham@arm.comsystem.l2c.demand_miss_rate::total 0.278834 # miss rate for demand accesses 347311680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.dtb.walker 0.223410 # miss rate for overall accesses 347411680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.itb.walker 0.415837 # miss rate for overall accesses 347511680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.inst 0.102088 # miss rate for overall accesses 347611680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.data 0.286965 # miss rate for overall accesses 347711680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.549761 # miss rate for overall accesses 347811680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.dtb.walker 0.141641 # miss rate for overall accesses 347911680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.itb.walker 0.226089 # miss rate for overall accesses 348011680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.inst 0.096039 # miss rate for overall accesses 348111680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.data 0.203924 # miss rate for overall accesses 348211680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.446489 # miss rate for overall accesses 348311680SCurtis.Dunham@arm.comsystem.l2c.overall_miss_rate::total 0.278834 # miss rate for overall accesses 348411680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu0.data 6709.599501 # average UpgradeReq miss latency 348511680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6044.371325 # average UpgradeReq miss latency 348611680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_miss_latency::total 6376.901205 # average UpgradeReq miss latency 348711680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 14202.786378 # average SCUpgradeReq miss latency 348811680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 7173.053152 # average SCUpgradeReq miss latency 348911680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_miss_latency::total 10294.158076 # average SCUpgradeReq miss latency 349011680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu0.data 108537.772073 # average ReadExReq miss latency 349111680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_miss_latency::cpu1.data 109457.990866 # average ReadExReq miss latency 349211680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_miss_latency::total 108848.461468 # average ReadExReq miss latency 349311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 100905.975644 # average ReadSharedReq miss latency 349411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 102233.929654 # average ReadSharedReq miss latency 349511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 109854.670166 # average ReadSharedReq miss latency 349611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 111990.613870 # average ReadSharedReq miss latency 349711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 152731.006632 # average ReadSharedReq miss latency 349811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 105746.000969 # average ReadSharedReq miss latency 349911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 103767.141009 # average ReadSharedReq miss latency 350011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 112441.727261 # average ReadSharedReq miss latency 350111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 118370.844232 # average ReadSharedReq miss latency 350211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 153204.665585 # average ReadSharedReq miss latency 350311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_miss_latency::total 136248.792157 # average ReadSharedReq miss latency 350411680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::cpu0.data 66.048210 # average InvalidateReq miss latency 350511680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::cpu1.data 293.966063 # average InvalidateReq miss latency 350611680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_miss_latency::total 109.339539 # average InvalidateReq miss latency 350711680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.dtb.walker 100905.975644 # average overall miss latency 350811680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.itb.walker 102233.929654 # average overall miss latency 350911680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.inst 109854.670166 # average overall miss latency 351011680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.data 110827.391511 # average overall miss latency 351111680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 152731.006632 # average overall miss latency 351211680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.dtb.walker 105746.000969 # average overall miss latency 351311680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.itb.walker 103767.141009 # average overall miss latency 351411680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.inst 112441.727261 # average overall miss latency 351511680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.data 115780.026358 # average overall miss latency 351611680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 153204.665585 # average overall miss latency 351711680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_miss_latency::total 132884.493139 # average overall miss latency 351811680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.dtb.walker 100905.975644 # average overall miss latency 351911680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.itb.walker 102233.929654 # average overall miss latency 352011680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.inst 109854.670166 # average overall miss latency 352111680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.data 110827.391511 # average overall miss latency 352211680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 152731.006632 # average overall miss latency 352311680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.dtb.walker 105746.000969 # average overall miss latency 352411680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.itb.walker 103767.141009 # average overall miss latency 352511680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.inst 112441.727261 # average overall miss latency 352611680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.data 115780.026358 # average overall miss latency 352711680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 153204.665585 # average overall miss latency 352811680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_miss_latency::total 132884.493139 # average overall miss latency 352911680SCurtis.Dunham@arm.comsystem.l2c.blocked_cycles::no_mshrs 11042 # number of cycles access was blocked 353010515SAli.Saidi@ARM.comsystem.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked 353111680SCurtis.Dunham@arm.comsystem.l2c.blocked::no_mshrs 109 # number of cycles access was blocked 353210515SAli.Saidi@ARM.comsystem.l2c.blocked::no_targets 0 # number of cycles access was blocked 353311680SCurtis.Dunham@arm.comsystem.l2c.avg_blocked_cycles::no_mshrs 101.302752 # average number of cycles each access was blocked 353410515SAli.Saidi@ARM.comsystem.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 353511680SCurtis.Dunham@arm.comsystem.l2c.writebacks::writebacks 1306567 # number of writebacks 353611680SCurtis.Dunham@arm.comsystem.l2c.writebacks::total 1306567 # number of writebacks 353711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.inst 94 # number of ReadSharedReq MSHR hits 353811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu0.data 23 # number of ReadSharedReq MSHR hits 353911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.inst 174 # number of ReadSharedReq MSHR hits 354011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::cpu1.data 24 # number of ReadSharedReq MSHR hits 354111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_hits::total 315 # number of ReadSharedReq MSHR hits 354211680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu0.inst 94 # number of demand (read+write) MSHR hits 354311680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu0.data 23 # number of demand (read+write) MSHR hits 354411680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu1.inst 174 # number of demand (read+write) MSHR hits 354511680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::cpu1.data 24 # number of demand (read+write) MSHR hits 354611680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_hits::total 315 # number of demand (read+write) MSHR hits 354711680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu0.inst 94 # number of overall MSHR hits 354811680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu0.data 23 # number of overall MSHR hits 354911680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu1.inst 174 # number of overall MSHR hits 355011680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::cpu1.data 24 # number of overall MSHR hits 355111680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_hits::total 315 # number of overall MSHR hits 355211680SCurtis.Dunham@arm.comsystem.l2c.CleanEvict_mshr_misses::writebacks 73117 # number of CleanEvict MSHR misses 355311680SCurtis.Dunham@arm.comsystem.l2c.CleanEvict_mshr_misses::total 73117 # number of CleanEvict MSHR misses 355411680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu0.data 25668 # number of UpgradeReq MSHR misses 355511680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_misses::cpu1.data 25681 # number of UpgradeReq MSHR misses 355611680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_misses::total 51349 # number of UpgradeReq MSHR misses 355711680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu0.data 646 # number of SCUpgradeReq MSHR misses 355811680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::cpu1.data 809 # number of SCUpgradeReq MSHR misses 355911680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_misses::total 1455 # number of SCUpgradeReq MSHR misses 356011680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu0.data 94289 # number of ReadExReq MSHR misses 356111680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_misses::cpu1.data 48061 # number of ReadExReq MSHR misses 356211680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_misses::total 142350 # number of ReadExReq MSHR misses 356311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker 3531 # number of ReadSharedReq MSHR misses 356411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker 3298 # number of ReadSharedReq MSHR misses 356511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.inst 60482 # number of ReadSharedReq MSHR misses 356611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.data 185570 # number of ReadSharedReq MSHR misses 356711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher 348444 # number of ReadSharedReq MSHR misses 356811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker 2063 # number of ReadSharedReq MSHR misses 356911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker 1546 # number of ReadSharedReq MSHR misses 357011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.inst 53599 # number of ReadSharedReq MSHR misses 357111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.data 117253 # number of ReadSharedReq MSHR misses 357211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher 240910 # number of ReadSharedReq MSHR misses 357311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_misses::total 1016696 # number of ReadSharedReq MSHR misses 357411680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_misses::cpu0.data 478287 # number of InvalidateReq MSHR misses 357511680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_misses::cpu1.data 112149 # number of InvalidateReq MSHR misses 357611680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_misses::total 590436 # number of InvalidateReq MSHR misses 357711680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.dtb.walker 3531 # number of demand (read+write) MSHR misses 357811680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.itb.walker 3298 # number of demand (read+write) MSHR misses 357911680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.inst 60482 # number of demand (read+write) MSHR misses 358011680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.data 279859 # number of demand (read+write) MSHR misses 358111680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 348444 # number of demand (read+write) MSHR misses 358211680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.dtb.walker 2063 # number of demand (read+write) MSHR misses 358311680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.itb.walker 1546 # number of demand (read+write) MSHR misses 358411680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.inst 53599 # number of demand (read+write) MSHR misses 358511680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.data 165314 # number of demand (read+write) MSHR misses 358611680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 240910 # number of demand (read+write) MSHR misses 358711680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_misses::total 1159046 # number of demand (read+write) MSHR misses 358811680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.dtb.walker 3531 # number of overall MSHR misses 358911680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.itb.walker 3298 # number of overall MSHR misses 359011680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.inst 60482 # number of overall MSHR misses 359111680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.data 279859 # number of overall MSHR misses 359211680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 348444 # number of overall MSHR misses 359311680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.dtb.walker 2063 # number of overall MSHR misses 359411680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.itb.walker 1546 # number of overall MSHR misses 359511680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.inst 53599 # number of overall MSHR misses 359611680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.data 165314 # number of overall MSHR misses 359711680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 240910 # number of overall MSHR misses 359811680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_misses::total 1159046 # number of overall MSHR misses 359911201Sandreas.hansson@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.inst 21293 # number of ReadReq MSHR uncacheable 360011680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu0.data 16980 # number of ReadReq MSHR uncacheable 360111680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.inst 67 # number of ReadReq MSHR uncacheable 360211680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::cpu1.data 21289 # number of ReadReq MSHR uncacheable 360311680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable::total 59629 # number of ReadReq MSHR uncacheable 360411680SCurtis.Dunham@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu0.data 18801 # number of WriteReq MSHR uncacheable 360511606Sandreas.sandberg@arm.comsystem.l2c.WriteReq_mshr_uncacheable::cpu1.data 19410 # number of WriteReq MSHR uncacheable 360611680SCurtis.Dunham@arm.comsystem.l2c.WriteReq_mshr_uncacheable::total 38211 # number of WriteReq MSHR uncacheable 360711201Sandreas.hansson@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.inst 21293 # number of overall MSHR uncacheable misses 360811680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu0.data 35781 # number of overall MSHR uncacheable misses 360911680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.inst 67 # number of overall MSHR uncacheable misses 361011680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::cpu1.data 40699 # number of overall MSHR uncacheable misses 361111680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_misses::total 97840 # number of overall MSHR uncacheable misses 361211680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 520949500 # number of UpgradeReq MSHR miss cycles 361311680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 534002500 # number of UpgradeReq MSHR miss cycles 361411680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_latency::total 1054952000 # number of UpgradeReq MSHR miss cycles 361511680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 15625500 # number of SCUpgradeReq MSHR miss cycles 361611680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 19999000 # number of SCUpgradeReq MSHR miss cycles 361711680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_latency::total 35624500 # number of SCUpgradeReq MSHR miss cycles 361811680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu0.data 9290880791 # number of ReadExReq MSHR miss cycles 361911680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4779832460 # number of ReadExReq MSHR miss cycles 362011680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_latency::total 14070713251 # number of ReadExReq MSHR miss cycles 362111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker 320987004 # number of ReadSharedReq MSHR miss cycles 362211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker 304187500 # number of ReadSharedReq MSHR miss cycles 362311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst 6041672064 # number of ReadSharedReq MSHR miss cycles 362411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data 18926430190 # number of ReadSharedReq MSHR miss cycles 362511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher 49733607723 # number of ReadSharedReq MSHR miss cycles 362611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker 197523002 # number of ReadSharedReq MSHR miss cycles 362711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker 144964000 # number of ReadSharedReq MSHR miss cycles 362811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst 5494647043 # number of ReadSharedReq MSHR miss cycles 362911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data 12706523221 # number of ReadSharedReq MSHR miss cycles 363011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher 34499199531 # number of ReadSharedReq MSHR miss cycles 363111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_latency::total 128369741278 # number of ReadSharedReq MSHR miss cycles 363211680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::cpu0.data 11811554063 # number of InvalidateReq MSHR miss cycles 363311680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::cpu1.data 2326727500 # number of InvalidateReq MSHR miss cycles 363411680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_latency::total 14138281563 # number of InvalidateReq MSHR miss cycles 363511680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 320987004 # number of demand (read+write) MSHR miss cycles 363611680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.itb.walker 304187500 # number of demand (read+write) MSHR miss cycles 363711680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.inst 6041672064 # number of demand (read+write) MSHR miss cycles 363811680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.data 28217310981 # number of demand (read+write) MSHR miss cycles 363911680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 49733607723 # number of demand (read+write) MSHR miss cycles 364011680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 197523002 # number of demand (read+write) MSHR miss cycles 364111680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.itb.walker 144964000 # number of demand (read+write) MSHR miss cycles 364211680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.inst 5494647043 # number of demand (read+write) MSHR miss cycles 364311680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.data 17486355681 # number of demand (read+write) MSHR miss cycles 364411680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 34499199531 # number of demand (read+write) MSHR miss cycles 364511680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_latency::total 142440454529 # number of demand (read+write) MSHR miss cycles 364611680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 320987004 # number of overall MSHR miss cycles 364711680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.itb.walker 304187500 # number of overall MSHR miss cycles 364811680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.inst 6041672064 # number of overall MSHR miss cycles 364911680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.data 28217310981 # number of overall MSHR miss cycles 365011680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 49733607723 # number of overall MSHR miss cycles 365111680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 197523002 # number of overall MSHR miss cycles 365211680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.itb.walker 144964000 # number of overall MSHR miss cycles 365311680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.inst 5494647043 # number of overall MSHR miss cycles 365411680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.data 17486355681 # number of overall MSHR miss cycles 365511680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 34499199531 # number of overall MSHR miss cycles 365611680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_latency::total 142440454529 # number of overall MSHR miss cycles 365711680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 1484185500 # number of ReadReq MSHR uncacheable cycles 365811680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 2691376000 # number of ReadReq MSHR uncacheable cycles 365911680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5368000 # number of ReadReq MSHR uncacheable cycles 366011680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 3243740000 # number of ReadReq MSHR uncacheable cycles 366111680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_mshr_uncacheable_latency::total 7424669500 # number of ReadReq MSHR uncacheable cycles 366211680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.inst 1484185500 # number of overall MSHR uncacheable cycles 366311680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu0.data 2691376000 # number of overall MSHR uncacheable cycles 366411680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5368000 # number of overall MSHR uncacheable cycles 366511680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::cpu1.data 3243740000 # number of overall MSHR uncacheable cycles 366611680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_uncacheable_latency::total 7424669500 # number of overall MSHR uncacheable cycles 366710892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 366810892Sandreas.hansson@arm.comsystem.l2c.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 366911680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.107586 # mshr miss rate for UpgradeReq accesses 367011680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.125299 # mshr miss rate for UpgradeReq accesses 367111680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_mshr_miss_rate::total 0.115771 # mshr miss rate for UpgradeReq accesses 367211680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.011449 # mshr miss rate for SCUpgradeReq accesses 367311680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.016031 # mshr miss rate for SCUpgradeReq accesses 367411680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_mshr_miss_rate::total 0.013612 # mshr miss rate for SCUpgradeReq accesses 367511680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.638758 # mshr miss rate for ReadExReq accesses 367611680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.459123 # mshr miss rate for ReadExReq accesses 367711680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_mshr_miss_rate::total 0.564225 # mshr miss rate for ReadExReq accesses 367811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker 0.223410 # mshr miss rate for ReadSharedReq accesses 367911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker 0.415837 # mshr miss rate for ReadSharedReq accesses 368011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst 0.101930 # mshr miss rate for ReadSharedReq accesses 368111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data 0.224199 # mshr miss rate for ReadSharedReq accesses 368211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.549761 # mshr miss rate for ReadSharedReq accesses 368311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker 0.141641 # mshr miss rate for ReadSharedReq accesses 368411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker 0.226089 # mshr miss rate for ReadSharedReq accesses 368511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst 0.095728 # mshr miss rate for ReadSharedReq accesses 368611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data 0.166057 # mshr miss rate for ReadSharedReq accesses 368711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.446489 # mshr miss rate for ReadSharedReq accesses 368811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_mshr_miss_rate::total 0.260318 # mshr miss rate for ReadSharedReq accesses 368911680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::cpu0.data 0.781516 # mshr miss rate for InvalidateReq accesses 369011680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::cpu1.data 0.457585 # mshr miss rate for InvalidateReq accesses 369111680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_mshr_miss_rate::total 0.688886 # mshr miss rate for InvalidateReq accesses 369211680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.223410 # mshr miss rate for demand accesses 369311680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.415837 # mshr miss rate for demand accesses 369411680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.inst 0.101930 # mshr miss rate for demand accesses 369511680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.data 0.286942 # mshr miss rate for demand accesses 369611680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.549761 # mshr miss rate for demand accesses 369711680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.141641 # mshr miss rate for demand accesses 369811680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.226089 # mshr miss rate for demand accesses 369911680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.inst 0.095728 # mshr miss rate for demand accesses 370011680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.data 0.203895 # mshr miss rate for demand accesses 370111680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.446489 # mshr miss rate for demand accesses 370211680SCurtis.Dunham@arm.comsystem.l2c.demand_mshr_miss_rate::total 0.278758 # mshr miss rate for demand accesses 370311680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.223410 # mshr miss rate for overall accesses 370411680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.415837 # mshr miss rate for overall accesses 370511680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.inst 0.101930 # mshr miss rate for overall accesses 370611680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.data 0.286942 # mshr miss rate for overall accesses 370711680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.549761 # mshr miss rate for overall accesses 370811680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.141641 # mshr miss rate for overall accesses 370911680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.226089 # mshr miss rate for overall accesses 371011680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.inst 0.095728 # mshr miss rate for overall accesses 371111680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.data 0.203895 # mshr miss rate for overall accesses 371211680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.446489 # mshr miss rate for overall accesses 371311680SCurtis.Dunham@arm.comsystem.l2c.overall_mshr_miss_rate::total 0.278758 # mshr miss rate for overall accesses 371411680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20295.679445 # average UpgradeReq mshr miss latency 371511680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20793.680153 # average UpgradeReq mshr miss latency 371611680SCurtis.Dunham@arm.comsystem.l2c.UpgradeReq_avg_mshr_miss_latency::total 20544.742838 # average UpgradeReq mshr miss latency 371711680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 24188.080495 # average SCUpgradeReq mshr miss latency 371811680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24720.642769 # average SCUpgradeReq mshr miss latency 371911680SCurtis.Dunham@arm.comsystem.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24484.192440 # average SCUpgradeReq mshr miss latency 372011680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 98536.210915 # average ReadExReq mshr miss latency 372111680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 99453.454152 # average ReadExReq mshr miss latency 372211680SCurtis.Dunham@arm.comsystem.l2c.ReadExReq_avg_mshr_miss_latency::total 98845.895687 # average ReadExReq mshr miss latency 372311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 90905.410365 # average ReadSharedReq mshr miss latency 372411680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 92233.929654 # average ReadSharedReq mshr miss latency 372511680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 99892.068119 # average ReadSharedReq mshr miss latency 372611680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 101990.786172 # average ReadSharedReq mshr miss latency 372711680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 142730.561361 # average ReadSharedReq mshr miss latency 372811680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 95745.517208 # average ReadSharedReq mshr miss latency 372911680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 93767.141009 # average ReadSharedReq mshr miss latency 373011680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 102513.984272 # average ReadSharedReq mshr miss latency 373111680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 108368.427426 # average ReadSharedReq mshr miss latency 373211680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 143203.684077 # average ReadSharedReq mshr miss latency 373311680SCurtis.Dunham@arm.comsystem.l2c.ReadSharedReq_avg_mshr_miss_latency::total 126261.676330 # average ReadSharedReq mshr miss latency 373411680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 24695.536494 # average InvalidateReq mshr miss latency 373511680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 20746.752089 # average InvalidateReq mshr miss latency 373611680SCurtis.Dunham@arm.comsystem.l2c.InvalidateReq_avg_mshr_miss_latency::total 23945.493776 # average InvalidateReq mshr miss latency 373711680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 90905.410365 # average overall mshr miss latency 373811680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 92233.929654 # average overall mshr miss latency 373911680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.inst 99892.068119 # average overall mshr miss latency 374011680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.data 100826.884185 # average overall mshr miss latency 374111680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 142730.561361 # average overall mshr miss latency 374211680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 95745.517208 # average overall mshr miss latency 374311680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 93767.141009 # average overall mshr miss latency 374411680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.inst 102513.984272 # average overall mshr miss latency 374511680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.data 105776.617110 # average overall mshr miss latency 374611680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 143203.684077 # average overall mshr miss latency 374711680SCurtis.Dunham@arm.comsystem.l2c.demand_avg_mshr_miss_latency::total 122894.565469 # average overall mshr miss latency 374811680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 90905.410365 # average overall mshr miss latency 374911680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 92233.929654 # average overall mshr miss latency 375011680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.inst 99892.068119 # average overall mshr miss latency 375111680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.data 100826.884185 # average overall mshr miss latency 375211680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 142730.561361 # average overall mshr miss latency 375311680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 95745.517208 # average overall mshr miss latency 375411680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 93767.141009 # average overall mshr miss latency 375511680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.inst 102513.984272 # average overall mshr miss latency 375611680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.data 105776.617110 # average overall mshr miss latency 375711680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 143203.684077 # average overall mshr miss latency 375811680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_miss_latency::total 122894.565469 # average overall mshr miss latency 375911680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 69702.977504 # average ReadReq mshr uncacheable latency 376011680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 158502.709069 # average ReadReq mshr uncacheable latency 376111680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 80119.402985 # average ReadReq mshr uncacheable latency 376211680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 152366.950068 # average ReadReq mshr uncacheable latency 376311680SCurtis.Dunham@arm.comsystem.l2c.ReadReq_avg_mshr_uncacheable_latency::total 124514.405742 # average ReadReq mshr uncacheable latency 376411680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 69702.977504 # average overall mshr uncacheable latency 376511680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 75218.020737 # average overall mshr uncacheable latency 376611680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 80119.402985 # average overall mshr uncacheable latency 376711680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 79700.729748 # average overall mshr uncacheable latency 376811680SCurtis.Dunham@arm.comsystem.l2c.overall_avg_mshr_uncacheable_latency::total 75885.828904 # average overall mshr uncacheable latency 376911680SCurtis.Dunham@arm.comsystem.membus.snoop_filter.tot_requests 4262418 # Total number of requests made to the snoop filter. 377011680SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_single_requests 2509154 # Number of requests hitting in the snoop filter with a single holder of the requested data. 377111680SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_multi_requests 3063 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 377211502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. 377311502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 377411502SCurtis.Dunham@arm.comsystem.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 377511680SCurtis.Dunham@arm.comsystem.membus.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 377611680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadReq 59629 # Transaction distribution 377711680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 1085265 # Transaction distribution 377811680SCurtis.Dunham@arm.comsystem.membus.trans_dist::WriteReq 38211 # Transaction distribution 377911680SCurtis.Dunham@arm.comsystem.membus.trans_dist::WriteResp 38211 # Transaction distribution 378011680SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 1413261 # Transaction distribution 378111680SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 284296 # Transaction distribution 378211680SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeReq 353595 # Transaction distribution 378311680SCurtis.Dunham@arm.comsystem.membus.trans_dist::SCUpgradeReq 284030 # Transaction distribution 378411680SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeResp 23 # Transaction distribution 378511680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 155418 # Transaction distribution 378611680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 141619 # Transaction distribution 378711680SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 1025636 # Transaction distribution 378811680SCurtis.Dunham@arm.comsystem.membus.trans_dist::InvalidateReq 695069 # Transaction distribution 378911680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122584 # Packet count per connected master and slave (bytes) 379011201Sandreas.hansson@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 76 # Packet count per connected master and slave (bytes) 379111680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 25156 # Packet count per connected master and slave (bytes) 379211680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::system.physmem.port 5185454 # Packet count per connected master and slave (bytes) 379311680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.l2c.mem_side::total 5333270 # Packet count per connected master and slave (bytes) 379411680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 238137 # Packet count per connected master and slave (bytes) 379511680SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 238137 # Packet count per connected master and slave (bytes) 379611680SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 5571407 # Packet count per connected master and slave (bytes) 379711680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155691 # Cumulative packet size per connected master and slave (bytes) 379811201Sandreas.hansson@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 556 # Cumulative packet size per connected master and slave (bytes) 379911680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 50312 # Cumulative packet size per connected master and slave (bytes) 380011680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::system.physmem.port 158067712 # Cumulative packet size per connected master and slave (bytes) 380111680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.l2c.mem_side::total 158274271 # Cumulative packet size per connected master and slave (bytes) 380211680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7266112 # Cumulative packet size per connected master and slave (bytes) 380311680SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7266112 # Cumulative packet size per connected master and slave (bytes) 380411680SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 165540383 # Cumulative packet size per connected master and slave (bytes) 380511680SCurtis.Dunham@arm.comsystem.membus.snoops 598647 # Total snoops (count) 380611680SCurtis.Dunham@arm.comsystem.membus.snoopTraffic 181312 # Total snoop traffic (bytes) 380711680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 2611590 # Request fanout histogram 380811680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0.013385 # Request fanout histogram 380911680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0.114916 # Request fanout histogram 381010576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 381111680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 2576634 98.66% 98.66% # Request fanout histogram 381211680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 34956 1.34% 100.00% # Request fanout histogram 381310576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 381410576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 381511502SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 381610576Sandreas.hansson@arm.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 381711680SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 2611590 # Request fanout histogram 381811680SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 98274995 # Layer occupancy (ticks) 381910576Sandreas.hansson@arm.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 382011441Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 52000 # Layer occupancy (ticks) 382110576Sandreas.hansson@arm.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 382211680SCurtis.Dunham@arm.comsystem.membus.reqLayer2.occupancy 20993495 # Layer occupancy (ticks) 382310576Sandreas.hansson@arm.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 382411680SCurtis.Dunham@arm.comsystem.membus.reqLayer5.occupancy 9731390131 # Layer occupancy (ticks) 382510585Sandreas.hansson@arm.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 382611680SCurtis.Dunham@arm.comsystem.membus.respLayer2.occupancy 6232103011 # Layer occupancy (ticks) 382710576Sandreas.hansson@arm.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 382811680SCurtis.Dunham@arm.comsystem.membus.respLayer3.occupancy 45620246 # Layer occupancy (ticks) 382910576Sandreas.hansson@arm.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 383011680SCurtis.Dunham@arm.comsystem.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383111680SCurtis.Dunham@arm.comsystem.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383211680SCurtis.Dunham@arm.comsystem.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383311680SCurtis.Dunham@arm.comsystem.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383411680SCurtis.Dunham@arm.comsystem.realview.gic.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383511680SCurtis.Dunham@arm.comsystem.realview.clcd.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383611680SCurtis.Dunham@arm.comsystem.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 383711239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 383811239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 383911239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 384011239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 384111239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 384211239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 384311680SCurtis.Dunham@arm.comsystem.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 384411680SCurtis.Dunham@arm.comsystem.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 384510515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 384610515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 384710515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 384810515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 384910515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 385010515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 385110515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 385210515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 385310515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 385410515SAli.Saidi@ARM.comsystem.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s) 385510515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 385610515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 385710515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 385810515SAli.Saidi@ARM.comsystem.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s) 385910515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 386010515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 386110515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 386210515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 386310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 386410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 386510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 386610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 386710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 386810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 386910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 387010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 387110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 387210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 387310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 387410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 387510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 387610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 387710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 387810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 387910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 388010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 388110515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 388210515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 388310515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 388410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 388510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 388610515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 388711680SCurtis.Dunham@arm.comsystem.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 388811680SCurtis.Dunham@arm.comsystem.realview.ide.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 388911680SCurtis.Dunham@arm.comsystem.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 389011680SCurtis.Dunham@arm.comsystem.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 389111680SCurtis.Dunham@arm.comsystem.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 389211680SCurtis.Dunham@arm.comsystem.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 389311680SCurtis.Dunham@arm.comsystem.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 389411239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 389511239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 389611239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 389711239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 389811680SCurtis.Dunham@arm.comsystem.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 389911680SCurtis.Dunham@arm.comsystem.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390011680SCurtis.Dunham@arm.comsystem.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390111680SCurtis.Dunham@arm.comsystem.realview.timer0.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390211680SCurtis.Dunham@arm.comsystem.realview.timer1.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390311680SCurtis.Dunham@arm.comsystem.realview.uart.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390411680SCurtis.Dunham@arm.comsystem.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390511680SCurtis.Dunham@arm.comsystem.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390611680SCurtis.Dunham@arm.comsystem.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390711680SCurtis.Dunham@arm.comsystem.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390811680SCurtis.Dunham@arm.comsystem.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 390911680SCurtis.Dunham@arm.comsystem.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 391011680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.tot_requests 12430379 # Total number of requests made to the snoop filter. 391111680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_single_requests 6756092 # Number of requests hitting in the snoop filter with a single holder of the requested data. 391211680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_multi_requests 1976828 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 391311680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.tot_snoops 231635 # Total number of snoops made to the snoop filter. 391411680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_single_snoops 213178 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 391511680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_filter.hit_multi_snoops 18457 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 391611680SCurtis.Dunham@arm.comsystem.toL2Bus.pwrStateResidencyTicks::UNDEFINED 47384942719000 # Cumulative time (in ticks) in various power states 391711680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadReq 59631 # Transaction distribution 391811680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadResp 4752657 # Transaction distribution 391911680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::WriteReq 38211 # Transaction distribution 392011680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::WriteResp 38211 # Transaction distribution 392111680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::WritebackDirty 4279629 # Transaction distribution 392211680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::CleanEvict 2861492 # Transaction distribution 392311680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::UpgradeReq 742959 # Transaction distribution 392411680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::SCUpgradeReq 389463 # Transaction distribution 392511680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::UpgradeResp 1132422 # Transaction distribution 392611680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::SCUpgradeFailReq 133 # Transaction distribution 392711680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::UpgradeFailResp 133 # Transaction distribution 392811680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadExReq 304770 # Transaction distribution 392911680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadExResp 304770 # Transaction distribution 393011680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::ReadSharedReq 4693673 # Transaction distribution 393111680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::InvalidateReq 888953 # Transaction distribution 393211680SCurtis.Dunham@arm.comsystem.toL2Bus.trans_dist::InvalidateResp 857088 # Transaction distribution 393311680SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 10167135 # Packet count per connected master and slave (bytes) 393411680SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 8009990 # Packet count per connected master and slave (bytes) 393511680SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_count::total 18177125 # Packet count per connected master and slave (bytes) 393611680SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 258318649 # Cumulative packet size per connected master and slave (bytes) 393711680SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 198738470 # Cumulative packet size per connected master and slave (bytes) 393811680SCurtis.Dunham@arm.comsystem.toL2Bus.pkt_size::total 457057119 # Cumulative packet size per connected master and slave (bytes) 393911680SCurtis.Dunham@arm.comsystem.toL2Bus.snoops 3168754 # Total snoops (count) 394011680SCurtis.Dunham@arm.comsystem.toL2Bus.snoopTraffic 137382864 # Total snoop traffic (bytes) 394111680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::samples 8831298 # Request fanout histogram 394211680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::mean 0.353414 # Request fanout histogram 394311680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::stdev 0.482382 # Request fanout histogram 394410515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 394511680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::0 5728650 64.87% 64.87% # Request fanout histogram 394611680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::1 3084191 34.92% 99.79% # Request fanout histogram 394711680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::2 18457 0.21% 100.00% # Request fanout histogram 394810515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 394911138Sandreas.hansson@arm.comsystem.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 395010515SAli.Saidi@ARM.comsystem.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 395111680SCurtis.Dunham@arm.comsystem.toL2Bus.snoop_fanout::total 8831298 # Request fanout histogram 395211680SCurtis.Dunham@arm.comsystem.toL2Bus.reqLayer0.occupancy 9716591105 # Layer occupancy (ticks) 395310515SAli.Saidi@ARM.comsystem.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%) 395411680SCurtis.Dunham@arm.comsystem.toL2Bus.snoopLayer0.occupancy 2596400 # Layer occupancy (ticks) 395510515SAli.Saidi@ARM.comsystem.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 395611680SCurtis.Dunham@arm.comsystem.toL2Bus.respLayer0.occupancy 4626263938 # Layer occupancy (ticks) 395710515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%) 395811680SCurtis.Dunham@arm.comsystem.toL2Bus.respLayer1.occupancy 3958447661 # Layer occupancy (ticks) 395910515SAli.Saidi@ARM.comsystem.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 396010515SAli.Saidi@ARM.comsystem.cpu0.kern.inst.arm 0 # number of arm instructions executed 396111680SCurtis.Dunham@arm.comsystem.cpu0.kern.inst.quiesce 5035 # number of quiesce instructions executed 396210515SAli.Saidi@ARM.comsystem.cpu1.kern.inst.arm 0 # number of arm instructions executed 396311680SCurtis.Dunham@arm.comsystem.cpu1.kern.inst.quiesce 13834 # number of quiesce instructions executed 396410515SAli.Saidi@ARM.com 396510515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 3966