stats.txt revision 11507
111507SCurtis.Dunham@arm.com 211507SCurtis.Dunham@arm.com---------- Begin Simulation Statistics ---------- 311507SCurtis.Dunham@arm.comsim_seconds 0.033525 # Number of seconds simulated 411507SCurtis.Dunham@arm.comsim_ticks 33524756000 # Number of ticks simulated 511507SCurtis.Dunham@arm.comfinal_tick 33524756000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 611507SCurtis.Dunham@arm.comsim_freq 1000000000000 # Frequency of simulated ticks 711507SCurtis.Dunham@arm.comhost_inst_rate 102958 # Simulator instruction rate (inst/s) 811507SCurtis.Dunham@arm.comhost_op_rate 131671 # Simulator op (including micro ops) rate (op/s) 911507SCurtis.Dunham@arm.comhost_tick_rate 48677985 # Simulator tick rate (ticks/s) 1011507SCurtis.Dunham@arm.comhost_mem_usage 277880 # Number of bytes of host memory used 1111507SCurtis.Dunham@arm.comhost_seconds 688.70 # Real time elapsed on the host 1211507SCurtis.Dunham@arm.comsim_insts 70907652 # Number of instructions simulated 1311507SCurtis.Dunham@arm.comsim_ops 90682607 # Number of ops (including micro ops) simulated 1411507SCurtis.Dunham@arm.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1511507SCurtis.Dunham@arm.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.inst 697984 # Number of bytes read from this memory 1711507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.data 2927552 # Number of bytes read from this memory 1811507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::cpu.l2cache.prefetcher 6172096 # Number of bytes read from this memory 1911507SCurtis.Dunham@arm.comsystem.physmem.bytes_read::total 9797632 # Number of bytes read from this memory 2011507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::cpu.inst 697984 # Number of instructions bytes read from this memory 2111507SCurtis.Dunham@arm.comsystem.physmem.bytes_inst_read::total 697984 # Number of instructions bytes read from this memory 2211507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::writebacks 6216960 # Number of bytes written to this memory 2311507SCurtis.Dunham@arm.comsystem.physmem.bytes_written::total 6216960 # Number of bytes written to this memory 2411507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.inst 10906 # Number of read requests responded to by this memory 2511507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.data 45743 # Number of read requests responded to by this memory 2611507SCurtis.Dunham@arm.comsystem.physmem.num_reads::cpu.l2cache.prefetcher 96439 # Number of read requests responded to by this memory 2711507SCurtis.Dunham@arm.comsystem.physmem.num_reads::total 153088 # Number of read requests responded to by this memory 2811507SCurtis.Dunham@arm.comsystem.physmem.num_writes::writebacks 97140 # Number of write requests responded to by this memory 2911507SCurtis.Dunham@arm.comsystem.physmem.num_writes::total 97140 # Number of write requests responded to by this memory 3011507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.inst 20819958 # Total read bandwidth from this memory (bytes/s) 3111507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.data 87325080 # Total read bandwidth from this memory (bytes/s) 3211507SCurtis.Dunham@arm.comsystem.physmem.bw_read::cpu.l2cache.prefetcher 184105620 # Total read bandwidth from this memory (bytes/s) 3311507SCurtis.Dunham@arm.comsystem.physmem.bw_read::total 292250658 # Total read bandwidth from this memory (bytes/s) 3411507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::cpu.inst 20819958 # Instruction read bandwidth from this memory (bytes/s) 3511507SCurtis.Dunham@arm.comsystem.physmem.bw_inst_read::total 20819958 # Instruction read bandwidth from this memory (bytes/s) 3611507SCurtis.Dunham@arm.comsystem.physmem.bw_write::writebacks 185443855 # Write bandwidth from this memory (bytes/s) 3711507SCurtis.Dunham@arm.comsystem.physmem.bw_write::total 185443855 # Write bandwidth from this memory (bytes/s) 3811507SCurtis.Dunham@arm.comsystem.physmem.bw_total::writebacks 185443855 # Total bandwidth to/from this memory (bytes/s) 3911507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.inst 20819958 # Total bandwidth to/from this memory (bytes/s) 4011507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.data 87325080 # Total bandwidth to/from this memory (bytes/s) 4111507SCurtis.Dunham@arm.comsystem.physmem.bw_total::cpu.l2cache.prefetcher 184105620 # Total bandwidth to/from this memory (bytes/s) 4211507SCurtis.Dunham@arm.comsystem.physmem.bw_total::total 477694513 # Total bandwidth to/from this memory (bytes/s) 4311507SCurtis.Dunham@arm.comsystem.physmem.readReqs 153089 # Number of read requests accepted 4411507SCurtis.Dunham@arm.comsystem.physmem.writeReqs 97140 # Number of write requests accepted 4511507SCurtis.Dunham@arm.comsystem.physmem.readBursts 153089 # Number of DRAM read bursts, including those serviced by the write queue 4611507SCurtis.Dunham@arm.comsystem.physmem.writeBursts 97140 # Number of DRAM write bursts, including those merged in the write queue 4711507SCurtis.Dunham@arm.comsystem.physmem.bytesReadDRAM 9788224 # Total number of bytes read from DRAM 4811507SCurtis.Dunham@arm.comsystem.physmem.bytesReadWrQ 9472 # Total number of bytes read from write queue 4911507SCurtis.Dunham@arm.comsystem.physmem.bytesWritten 6215872 # Total number of bytes written to DRAM 5011507SCurtis.Dunham@arm.comsystem.physmem.bytesReadSys 9797696 # Total read bytes from the system interface side 5111507SCurtis.Dunham@arm.comsystem.physmem.bytesWrittenSys 6216960 # Total written bytes from the system interface side 5211507SCurtis.Dunham@arm.comsystem.physmem.servicedByWrQ 148 # Number of DRAM read bursts serviced by the write queue 5311507SCurtis.Dunham@arm.comsystem.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one 5411507SCurtis.Dunham@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 5511507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::0 9103 # Per bank write bursts 5611507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::1 9407 # Per bank write bursts 5711507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::2 9452 # Per bank write bursts 5811507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::3 11458 # Per bank write bursts 5911507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::4 10748 # Per bank write bursts 6011507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::5 11390 # Per bank write bursts 6111507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::6 10031 # Per bank write bursts 6211507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::7 8920 # Per bank write bursts 6311507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::8 9321 # Per bank write bursts 6411507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::9 9437 # Per bank write bursts 6511507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::10 9070 # Per bank write bursts 6611507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::11 9080 # Per bank write bursts 6711507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::12 8731 # Per bank write bursts 6811507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::13 8724 # Per bank write bursts 6911507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::14 9025 # Per bank write bursts 7011507SCurtis.Dunham@arm.comsystem.physmem.perBankRdBursts::15 9044 # Per bank write bursts 7111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::0 5968 # Per bank write bursts 7211507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::1 6230 # Per bank write bursts 7311507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::2 6083 # Per bank write bursts 7411507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::3 6155 # Per bank write bursts 7511507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::4 6058 # Per bank write bursts 7611507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::5 6286 # Per bank write bursts 7711507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::6 6021 # Per bank write bursts 7811507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::7 5958 # Per bank write bursts 7911507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::8 5969 # Per bank write bursts 8011507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::9 6064 # Per bank write bursts 8111507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::10 6185 # Per bank write bursts 8211507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::11 5907 # Per bank write bursts 8311507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::12 6058 # Per bank write bursts 8411507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::13 6089 # Per bank write bursts 8511507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::14 6121 # Per bank write bursts 8611507SCurtis.Dunham@arm.comsystem.physmem.perBankWrBursts::15 5971 # Per bank write bursts 8711507SCurtis.Dunham@arm.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 8811507SCurtis.Dunham@arm.comsystem.physmem.numWrRetry 0 # Number of times write queue was full causing retry 8911507SCurtis.Dunham@arm.comsystem.physmem.totGap 33524744500 # Total gap between requests 9011507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 9111507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 9211507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 9311507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::3 0 # Read request sizes (log2) 9411507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::4 0 # Read request sizes (log2) 9511507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 9611507SCurtis.Dunham@arm.comsystem.physmem.readPktSize::6 153089 # Read request sizes (log2) 9711507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 9811507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 9911507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::2 0 # Write request sizes (log2) 10011507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::3 0 # Write request sizes (log2) 10111507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 10211507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 10311507SCurtis.Dunham@arm.comsystem.physmem.writePktSize::6 97140 # Write request sizes (log2) 10411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::0 50282 # What read queue length does an incoming req see 10511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::1 54410 # What read queue length does an incoming req see 10611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::2 13705 # What read queue length does an incoming req see 10711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::3 10264 # What read queue length does an incoming req see 10811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::4 6125 # What read queue length does an incoming req see 10911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::5 5282 # What read queue length does an incoming req see 11011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::6 4726 # What read queue length does an incoming req see 11111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::7 4368 # What read queue length does an incoming req see 11211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::8 3666 # What read queue length does an incoming req see 11311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::9 71 # What read queue length does an incoming req see 11411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::10 33 # What read queue length does an incoming req see 11511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::11 7 # What read queue length does an incoming req see 11611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::12 2 # What read queue length does an incoming req see 11711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see 11811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see 11911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see 12011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see 12111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see 12211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see 12311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see 12411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see 12511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 12611507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 12711507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 12811507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 12911507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 13011507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 13111507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 13211507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 13311507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 13411507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 13511507SCurtis.Dunham@arm.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 13611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 13711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 13811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 13911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 14011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 14111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 14211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 14311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 14411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 14511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 14611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 14711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 14811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 14911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 15011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 15111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::15 1229 # What write queue length does an incoming req see 15211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::16 1284 # What write queue length does an incoming req see 15311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::17 1769 # What write queue length does an incoming req see 15411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::18 2313 # What write queue length does an incoming req see 15511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::19 2958 # What write queue length does an incoming req see 15611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::20 3844 # What write queue length does an incoming req see 15711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::21 4769 # What write queue length does an incoming req see 15811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::22 5371 # What write queue length does an incoming req see 15911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::23 5945 # What write queue length does an incoming req see 16011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::24 6375 # What write queue length does an incoming req see 16111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::25 6905 # What write queue length does an incoming req see 16211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::26 7468 # What write queue length does an incoming req see 16311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::27 8082 # What write queue length does an incoming req see 16411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::28 8760 # What write queue length does an incoming req see 16511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::29 9125 # What write queue length does an incoming req see 16611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::30 7620 # What write queue length does an incoming req see 16711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::31 6645 # What write queue length does an incoming req see 16811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::32 6222 # What write queue length does an incoming req see 16911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::33 195 # What write queue length does an incoming req see 17011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::34 85 # What write queue length does an incoming req see 17111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::35 63 # What write queue length does an incoming req see 17211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::36 40 # What write queue length does an incoming req see 17311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::37 13 # What write queue length does an incoming req see 17411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::38 8 # What write queue length does an incoming req see 17511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::39 7 # What write queue length does an incoming req see 17611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::40 10 # What write queue length does an incoming req see 17711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::41 8 # What write queue length does an incoming req see 17811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::42 4 # What write queue length does an incoming req see 17911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::43 7 # What write queue length does an incoming req see 18011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::44 1 # What write queue length does an incoming req see 18111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see 18211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see 18311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see 18411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see 18511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see 18611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see 18711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see 18811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see 18911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see 19011507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see 19111507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see 19211507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see 19311507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see 19411507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see 19511507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see 19611507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see 19711507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see 19811507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see 19911507SCurtis.Dunham@arm.comsystem.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see 20011507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::samples 96335 # Bytes accessed per row activation 20111507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::mean 166.118316 # Bytes accessed per row activation 20211507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::gmean 104.810468 # Bytes accessed per row activation 20311507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::stdev 234.858667 # Bytes accessed per row activation 20411507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::0-127 60546 62.85% 62.85% # Bytes accessed per row activation 20511507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::128-255 22368 23.22% 86.07% # Bytes accessed per row activation 20611507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::256-383 3987 4.14% 90.21% # Bytes accessed per row activation 20711507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::384-511 1542 1.60% 91.81% # Bytes accessed per row activation 20811507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::512-639 931 0.97% 92.77% # Bytes accessed per row activation 20911507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::640-767 863 0.90% 93.67% # Bytes accessed per row activation 21011507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::768-895 636 0.66% 94.33% # Bytes accessed per row activation 21111507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::896-1023 773 0.80% 95.13% # Bytes accessed per row activation 21211507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::1024-1151 4689 4.87% 100.00% # Bytes accessed per row activation 21311507SCurtis.Dunham@arm.comsystem.physmem.bytesPerActivate::total 96335 # Bytes accessed per row activation 21411507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::samples 5845 # Reads before turning the bus around for writes 21511507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::mean 26.165269 # Reads before turning the bus around for writes 21611507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::stdev 198.412430 # Reads before turning the bus around for writes 21711507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::0-511 5844 99.98% 99.98% # Reads before turning the bus around for writes 21811507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::14848-15359 1 0.02% 100.00% # Reads before turning the bus around for writes 21911507SCurtis.Dunham@arm.comsystem.physmem.rdPerTurnAround::total 5845 # Reads before turning the bus around for writes 22011507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::samples 5845 # Writes before turning the bus around for reads 22111507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::mean 16.616424 # Writes before turning the bus around for reads 22211507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::gmean 16.570046 # Writes before turning the bus around for reads 22311507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::stdev 1.313075 # Writes before turning the bus around for reads 22411507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::16 4545 77.76% 77.76% # Writes before turning the bus around for reads 22511507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::17 48 0.82% 78.58% # Writes before turning the bus around for reads 22611507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::18 753 12.88% 91.46% # Writes before turning the bus around for reads 22711507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::19 215 3.68% 95.14% # Writes before turning the bus around for reads 22811507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::20 127 2.17% 97.31% # Writes before turning the bus around for reads 22911507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::21 88 1.51% 98.82% # Writes before turning the bus around for reads 23011507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::22 42 0.72% 99.54% # Writes before turning the bus around for reads 23111507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::23 17 0.29% 99.83% # Writes before turning the bus around for reads 23211507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::24 5 0.09% 99.91% # Writes before turning the bus around for reads 23311507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::25 5 0.09% 100.00% # Writes before turning the bus around for reads 23411507SCurtis.Dunham@arm.comsystem.physmem.wrPerTurnAround::total 5845 # Writes before turning the bus around for reads 23511507SCurtis.Dunham@arm.comsystem.physmem.totQLat 6714977565 # Total ticks spent queuing 23611507SCurtis.Dunham@arm.comsystem.physmem.totMemAccLat 9582621315 # Total ticks spent from burst creation until serviced by the DRAM 23711507SCurtis.Dunham@arm.comsystem.physmem.totBusLat 764705000 # Total ticks spent in databus transfers 23811507SCurtis.Dunham@arm.comsystem.physmem.avgQLat 43905.67 # Average queueing delay per DRAM burst 23911507SCurtis.Dunham@arm.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 24011507SCurtis.Dunham@arm.comsystem.physmem.avgMemAccLat 62655.67 # Average memory access latency per DRAM burst 24111507SCurtis.Dunham@arm.comsystem.physmem.avgRdBW 291.97 # Average DRAM read bandwidth in MiByte/s 24211507SCurtis.Dunham@arm.comsystem.physmem.avgWrBW 185.41 # Average achieved write bandwidth in MiByte/s 24311507SCurtis.Dunham@arm.comsystem.physmem.avgRdBWSys 292.25 # Average system read bandwidth in MiByte/s 24411507SCurtis.Dunham@arm.comsystem.physmem.avgWrBWSys 185.44 # Average system write bandwidth in MiByte/s 24511507SCurtis.Dunham@arm.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 24611507SCurtis.Dunham@arm.comsystem.physmem.busUtil 3.73 # Data bus utilization in percentage 24711507SCurtis.Dunham@arm.comsystem.physmem.busUtilRead 2.28 # Data bus utilization in percentage for reads 24811507SCurtis.Dunham@arm.comsystem.physmem.busUtilWrite 1.45 # Data bus utilization in percentage for writes 24911507SCurtis.Dunham@arm.comsystem.physmem.avgRdQLen 1.43 # Average read queue length when enqueuing 25011507SCurtis.Dunham@arm.comsystem.physmem.avgWrQLen 24.45 # Average write queue length when enqueuing 25111507SCurtis.Dunham@arm.comsystem.physmem.readRowHits 120882 # Number of row buffer hits during reads 25211507SCurtis.Dunham@arm.comsystem.physmem.writeRowHits 32837 # Number of row buffer hits during writes 25311507SCurtis.Dunham@arm.comsystem.physmem.readRowHitRate 79.04 # Row buffer hit rate for reads 25411507SCurtis.Dunham@arm.comsystem.physmem.writeRowHitRate 33.80 # Row buffer hit rate for writes 25511507SCurtis.Dunham@arm.comsystem.physmem.avgGap 133976.26 # Average gap between requests 25611507SCurtis.Dunham@arm.comsystem.physmem.pageHitRate 61.47 # Row buffer hit rate, read and write combined 25711507SCurtis.Dunham@arm.comsystem.physmem_0.actEnergy 378438480 # Energy for activate commands per rank (pJ) 25811507SCurtis.Dunham@arm.comsystem.physmem_0.preEnergy 206489250 # Energy for precharge commands per rank (pJ) 25911507SCurtis.Dunham@arm.comsystem.physmem_0.readEnergy 627572400 # Energy for read commands per rank (pJ) 26011507SCurtis.Dunham@arm.comsystem.physmem_0.writeEnergy 315854640 # Energy for write commands per rank (pJ) 26111507SCurtis.Dunham@arm.comsystem.physmem_0.refreshEnergy 2189350800 # Energy for refresh commands per rank (pJ) 26211507SCurtis.Dunham@arm.comsystem.physmem_0.actBackEnergy 15155251200 # Energy for active background per rank (pJ) 26311507SCurtis.Dunham@arm.comsystem.physmem_0.preBackEnergy 6817959750 # Energy for precharge background per rank (pJ) 26411507SCurtis.Dunham@arm.comsystem.physmem_0.totalEnergy 25690916520 # Total energy per rank (pJ) 26511507SCurtis.Dunham@arm.comsystem.physmem_0.averagePower 766.433942 # Core power per rank (mW) 26611507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::IDLE 11238384768 # Time in different power states 26711507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::REF 1119300000 # Time in different power states 26811507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 26911507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT 21162395232 # Time in different power states 27011507SCurtis.Dunham@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 27111507SCurtis.Dunham@arm.comsystem.physmem_1.actEnergy 349513920 # Energy for activate commands per rank (pJ) 27211507SCurtis.Dunham@arm.comsystem.physmem_1.preEnergy 190707000 # Energy for precharge commands per rank (pJ) 27311507SCurtis.Dunham@arm.comsystem.physmem_1.readEnergy 564751200 # Energy for read commands per rank (pJ) 27411507SCurtis.Dunham@arm.comsystem.physmem_1.writeEnergy 313295040 # Energy for write commands per rank (pJ) 27511507SCurtis.Dunham@arm.comsystem.physmem_1.refreshEnergy 2189350800 # Energy for refresh commands per rank (pJ) 27611507SCurtis.Dunham@arm.comsystem.physmem_1.actBackEnergy 13737724470 # Energy for active background per rank (pJ) 27711507SCurtis.Dunham@arm.comsystem.physmem_1.preBackEnergy 8061404250 # Energy for precharge background per rank (pJ) 27811507SCurtis.Dunham@arm.comsystem.physmem_1.totalEnergy 25406746680 # Total energy per rank (pJ) 27911507SCurtis.Dunham@arm.comsystem.physmem_1.averagePower 757.956338 # Core power per rank (mW) 28011507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::IDLE 13314860915 # Time in different power states 28111507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::REF 1119300000 # Time in different power states 28211507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 28311507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT 19085999585 # Time in different power states 28411507SCurtis.Dunham@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 28511507SCurtis.Dunham@arm.comsystem.cpu.branchPred.lookups 17055826 # Number of BP lookups 28611507SCurtis.Dunham@arm.comsystem.cpu.branchPred.condPredicted 11447804 # Number of conditional branches predicted 28711507SCurtis.Dunham@arm.comsystem.cpu.branchPred.condIncorrect 598855 # Number of conditional branches incorrect 28811507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBLookups 9258903 # Number of BTB lookups 28911507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHits 7371283 # Number of BTB hits 29011507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 29111507SCurtis.Dunham@arm.comsystem.cpu.branchPred.BTBHitPct 79.612920 # BTB Hit Percentage 29211507SCurtis.Dunham@arm.comsystem.cpu.branchPred.usedRAS 1853216 # Number of times the RAS was used to get a target. 29311507SCurtis.Dunham@arm.comsystem.cpu.branchPred.RASInCorrect 101575 # Number of incorrect RAS predictions. 29411507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectLookups 232758 # Number of indirect predictor lookups. 29511507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectHits 195217 # Number of indirect target hits. 29611507SCurtis.Dunham@arm.comsystem.cpu.branchPred.indirectMisses 37541 # Number of indirect misses. 29711507SCurtis.Dunham@arm.comsystem.cpu.branchPredindirectMispredicted 22230 # Number of mispredicted indirect branches. 29811507SCurtis.Dunham@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 29911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 30011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 30111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 30211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 30311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 30411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 30511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 30611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 30711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 30811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 30911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 31011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 31111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 31211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 31311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 31411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 31511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 31611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 31711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 31811507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 31911507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 32011507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 32111507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 32211507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 32311507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 32411507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 32511507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 32611507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 32711507SCurtis.Dunham@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 32811507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walks 0 # Table walker walks requested 32911507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 33011507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 33111507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 33211507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 33311507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 33411507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 33511507SCurtis.Dunham@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 33611507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 33711507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 33811507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_hits 0 # DTB read hits 33911507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_misses 0 # DTB read misses 34011507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_hits 0 # DTB write hits 34111507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_misses 0 # DTB write misses 34211507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed 34311507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 34411507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 34511507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 34611507SCurtis.Dunham@arm.comsystem.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB 34711507SCurtis.Dunham@arm.comsystem.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions 34811507SCurtis.Dunham@arm.comsystem.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch 34911507SCurtis.Dunham@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 35011507SCurtis.Dunham@arm.comsystem.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions 35111507SCurtis.Dunham@arm.comsystem.cpu.dtb.read_accesses 0 # DTB read accesses 35211507SCurtis.Dunham@arm.comsystem.cpu.dtb.write_accesses 0 # DTB write accesses 35311507SCurtis.Dunham@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 35411507SCurtis.Dunham@arm.comsystem.cpu.dtb.hits 0 # DTB hits 35511507SCurtis.Dunham@arm.comsystem.cpu.dtb.misses 0 # DTB misses 35611507SCurtis.Dunham@arm.comsystem.cpu.dtb.accesses 0 # DTB accesses 35711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 35811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 36011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 36111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 36511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 36611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 36711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 36811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 36911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 37011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 37111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 37611507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 37711507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 37811507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 37911507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 38011507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 38111507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38211507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 38311507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 38411507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 38511507SCurtis.Dunham@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 38611507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walks 0 # Table walker walks requested 38711507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 38811507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 38911507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 39011507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 39111507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 39211507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 39311507SCurtis.Dunham@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 39411507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_hits 0 # ITB inst hits 39511507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_misses 0 # ITB inst misses 39611507SCurtis.Dunham@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 39711507SCurtis.Dunham@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 39811507SCurtis.Dunham@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 39911507SCurtis.Dunham@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 40011507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed 40111507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 40211507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 40311507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 40411507SCurtis.Dunham@arm.comsystem.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB 40511507SCurtis.Dunham@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 40611507SCurtis.Dunham@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 40711507SCurtis.Dunham@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 40811507SCurtis.Dunham@arm.comsystem.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions 40911507SCurtis.Dunham@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 41011507SCurtis.Dunham@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 41111507SCurtis.Dunham@arm.comsystem.cpu.itb.inst_accesses 0 # ITB inst accesses 41211507SCurtis.Dunham@arm.comsystem.cpu.itb.hits 0 # DTB hits 41311507SCurtis.Dunham@arm.comsystem.cpu.itb.misses 0 # DTB misses 41411507SCurtis.Dunham@arm.comsystem.cpu.itb.accesses 0 # DTB accesses 41511507SCurtis.Dunham@arm.comsystem.cpu.workload.num_syscalls 1946 # Number of system calls 41611507SCurtis.Dunham@arm.comsystem.cpu.numCycles 67049513 # number of cpu cycles simulated 41711507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 41811507SCurtis.Dunham@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 41911507SCurtis.Dunham@arm.comsystem.cpu.fetch.icacheStallCycles 5112037 # Number of cycles fetch is stalled on an Icache miss 42011507SCurtis.Dunham@arm.comsystem.cpu.fetch.Insts 87027076 # Number of instructions fetch has processed 42111507SCurtis.Dunham@arm.comsystem.cpu.fetch.Branches 17055826 # Number of branches that fetch encountered 42211507SCurtis.Dunham@arm.comsystem.cpu.fetch.predictedBranches 9419716 # Number of branches that fetch has predicted taken 42311507SCurtis.Dunham@arm.comsystem.cpu.fetch.Cycles 60300614 # Number of cycles fetch has run and was not squashing or blocked 42411507SCurtis.Dunham@arm.comsystem.cpu.fetch.SquashCycles 1224115 # Number of cycles fetch has spent squashing 42511507SCurtis.Dunham@arm.comsystem.cpu.fetch.MiscStallCycles 5977 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 42611507SCurtis.Dunham@arm.comsystem.cpu.fetch.PendingTrapStallCycles 37 # Number of stall cycles due to pending traps 42711507SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheWaitRetryStallCycles 12656 # Number of stall cycles due to full MSHR 42811507SCurtis.Dunham@arm.comsystem.cpu.fetch.CacheLines 22418203 # Number of cache lines fetched 42911507SCurtis.Dunham@arm.comsystem.cpu.fetch.IcacheSquashes 68072 # Number of outstanding Icache misses that were squashed 43011507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::samples 66043378 # Number of instructions fetched each cycle (Total) 43111507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::mean 1.665685 # Number of instructions fetched each cycle (Total) 43211507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::stdev 1.303820 # Number of instructions fetched each cycle (Total) 43311507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) 43411507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::0 20904696 31.65% 31.65% # Number of instructions fetched each cycle (Total) 43511507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::1 8151419 12.34% 44.00% # Number of instructions fetched each cycle (Total) 43611507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::2 9105743 13.79% 57.78% # Number of instructions fetched each cycle (Total) 43711507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::3 27881520 42.22% 100.00% # Number of instructions fetched each cycle (Total) 43811507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) 43911507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) 44011507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) 44111507SCurtis.Dunham@arm.comsystem.cpu.fetch.rateDist::total 66043378 # Number of instructions fetched each cycle (Total) 44211507SCurtis.Dunham@arm.comsystem.cpu.fetch.branchRate 0.254377 # Number of branch fetches per cycle 44311507SCurtis.Dunham@arm.comsystem.cpu.fetch.rate 1.297952 # Number of inst fetches per cycle 44411507SCurtis.Dunham@arm.comsystem.cpu.decode.IdleCycles 8568047 # Number of cycles decode is idle 44511507SCurtis.Dunham@arm.comsystem.cpu.decode.BlockedCycles 20331818 # Number of cycles decode is blocked 44611507SCurtis.Dunham@arm.comsystem.cpu.decode.RunCycles 31035970 # Number of cycles decode is running 44711507SCurtis.Dunham@arm.comsystem.cpu.decode.UnblockCycles 5662045 # Number of cycles decode is unblocking 44811507SCurtis.Dunham@arm.comsystem.cpu.decode.SquashCycles 445498 # Number of cycles decode is squashing 44911507SCurtis.Dunham@arm.comsystem.cpu.decode.BranchResolved 3138719 # Number of times decode resolved a branch 45011507SCurtis.Dunham@arm.comsystem.cpu.decode.BranchMispred 168392 # Number of times decode detected a branch misprediction 45111507SCurtis.Dunham@arm.comsystem.cpu.decode.DecodedInsts 100377883 # Number of instructions handled by decode 45211507SCurtis.Dunham@arm.comsystem.cpu.decode.SquashedInsts 2807284 # Number of squashed instructions handled by decode 45311507SCurtis.Dunham@arm.comsystem.cpu.rename.SquashCycles 445498 # Number of cycles rename is squashing 45411507SCurtis.Dunham@arm.comsystem.cpu.rename.IdleCycles 13201972 # Number of cycles rename is idle 45511507SCurtis.Dunham@arm.comsystem.cpu.rename.BlockCycles 6021135 # Number of cycles rename is blocking 45611507SCurtis.Dunham@arm.comsystem.cpu.rename.serializeStallCycles 843957 # count of cycles rename stalled for serializing inst 45711507SCurtis.Dunham@arm.comsystem.cpu.rename.RunCycles 31848304 # Number of cycles rename is running 45811507SCurtis.Dunham@arm.comsystem.cpu.rename.UnblockCycles 13682512 # Number of cycles rename is unblocking 45911507SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedInsts 98401933 # Number of instructions processed by rename 46011507SCurtis.Dunham@arm.comsystem.cpu.rename.SquashedInsts 864722 # Number of squashed instructions processed by rename 46111507SCurtis.Dunham@arm.comsystem.cpu.rename.ROBFullEvents 3910657 # Number of times rename has blocked due to ROB full 46211507SCurtis.Dunham@arm.comsystem.cpu.rename.IQFullEvents 69359 # Number of times rename has blocked due to IQ full 46311507SCurtis.Dunham@arm.comsystem.cpu.rename.LQFullEvents 4461482 # Number of times rename has blocked due to LQ full 46411507SCurtis.Dunham@arm.comsystem.cpu.rename.SQFullEvents 5194138 # Number of times rename has blocked due to SQ full 46511507SCurtis.Dunham@arm.comsystem.cpu.rename.RenamedOperands 103316551 # Number of destination operands rename has renamed 46611507SCurtis.Dunham@arm.comsystem.cpu.rename.RenameLookups 453881397 # Number of register rename lookups that rename has made 46711507SCurtis.Dunham@arm.comsystem.cpu.rename.int_rename_lookups 114363596 # Number of integer rename lookups 46811507SCurtis.Dunham@arm.comsystem.cpu.rename.fp_rename_lookups 706 # Number of floating rename lookups 46911507SCurtis.Dunham@arm.comsystem.cpu.rename.CommittedMaps 93629369 # Number of HB maps that are committed 47011507SCurtis.Dunham@arm.comsystem.cpu.rename.UndoneMaps 9687182 # Number of HB maps that are undone due to squashing 47111507SCurtis.Dunham@arm.comsystem.cpu.rename.serializingInsts 18952 # count of serializing insts renamed 47211507SCurtis.Dunham@arm.comsystem.cpu.rename.tempSerializingInsts 18977 # count of temporary serializing insts renamed 47311507SCurtis.Dunham@arm.comsystem.cpu.rename.skidInsts 12759909 # count of insts added to the skid buffer 47411507SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedLoads 24172969 # Number of loads inserted to the mem dependence unit. 47511507SCurtis.Dunham@arm.comsystem.cpu.memDep0.insertedStores 21779154 # Number of stores inserted to the mem dependence unit. 47611507SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingLoads 1438398 # Number of conflicting loads. 47711507SCurtis.Dunham@arm.comsystem.cpu.memDep0.conflictingStores 2287665 # Number of conflicting stores. 47811507SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsAdded 97467378 # Number of instructions added to the IQ (excludes non-spec) 47911507SCurtis.Dunham@arm.comsystem.cpu.iq.iqNonSpecInstsAdded 34812 # Number of non-speculative instructions added to the IQ 48011507SCurtis.Dunham@arm.comsystem.cpu.iq.iqInstsIssued 94518121 # Number of instructions issued 48111507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsIssued 609879 # Number of squashed instructions issued 48211507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedInstsExamined 6819583 # Number of squashed instructions iterated over during squash; mainly for profiling 48311507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedOperandsExamined 18149075 # Number of squashed operands that are examined and possibly removed from graph 48411507SCurtis.Dunham@arm.comsystem.cpu.iq.iqSquashedNonSpecRemoved 1026 # Number of squashed non-spec instructions that were removed 48511507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::samples 66043378 # Number of insts issued each cycle 48611507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::mean 1.431152 # Number of insts issued each cycle 48711507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::stdev 1.152558 # Number of insts issued each cycle 48811507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle 48911507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::0 17971444 27.21% 27.21% # Number of insts issued each cycle 49011507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::1 17366377 26.30% 53.51% # Number of insts issued each cycle 49111507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::2 17018277 25.77% 79.28% # Number of insts issued each cycle 49211507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::3 11635318 17.62% 96.89% # Number of insts issued each cycle 49311507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::4 2050574 3.10% 100.00% # Number of insts issued each cycle 49411507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::5 1388 0.00% 100.00% # Number of insts issued each cycle 49511507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle 49611507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle 49711507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle 49811507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle 49911507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle 50011507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle 50111507SCurtis.Dunham@arm.comsystem.cpu.iq.issued_per_cycle::total 66043378 # Number of insts issued each cycle 50211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available 50311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntAlu 6745698 22.64% 22.64% # attempts to use FU when none available 50411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntMult 37 0.00% 22.64% # attempts to use FU when none available 50511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IntDiv 0 0.00% 22.64% # attempts to use FU when none available 50611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatAdd 0 0.00% 22.64% # attempts to use FU when none available 50711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCmp 0 0.00% 22.64% # attempts to use FU when none available 50811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatCvt 0 0.00% 22.64% # attempts to use FU when none available 50911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatMult 0 0.00% 22.64% # attempts to use FU when none available 51011507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatDiv 0 0.00% 22.64% # attempts to use FU when none available 51111507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::FloatSqrt 0 0.00% 22.64% # attempts to use FU when none available 51211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAdd 0 0.00% 22.64% # attempts to use FU when none available 51311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAddAcc 0 0.00% 22.64% # attempts to use FU when none available 51411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdAlu 0 0.00% 22.64% # attempts to use FU when none available 51511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCmp 0 0.00% 22.64% # attempts to use FU when none available 51611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdCvt 0 0.00% 22.64% # attempts to use FU when none available 51711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMisc 0 0.00% 22.64% # attempts to use FU when none available 51811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMult 0 0.00% 22.64% # attempts to use FU when none available 51911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdMultAcc 0 0.00% 22.64% # attempts to use FU when none available 52011507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShift 0 0.00% 22.64% # attempts to use FU when none available 52111507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 22.64% # attempts to use FU when none available 52211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdSqrt 0 0.00% 22.64% # attempts to use FU when none available 52311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 22.64% # attempts to use FU when none available 52411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 22.64% # attempts to use FU when none available 52511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 22.64% # attempts to use FU when none available 52611507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 22.64% # attempts to use FU when none available 52711507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 22.64% # attempts to use FU when none available 52811507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 22.64% # attempts to use FU when none available 52911507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMult 0 0.00% 22.64% # attempts to use FU when none available 53011507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 22.64% # attempts to use FU when none available 53111507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 22.64% # attempts to use FU when none available 53211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemRead 11091756 37.22% 59.86% # attempts to use FU when none available 53311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::MemWrite 11960162 40.14% 100.00% # attempts to use FU when none available 53411507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available 53511507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available 53611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued 53711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntAlu 49324075 52.18% 52.18% # Type of FU issued 53811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntMult 86626 0.09% 52.28% # Type of FU issued 53911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IntDiv 0 0.00% 52.28% # Type of FU issued 54011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatAdd 32 0.00% 52.28% # Type of FU issued 54111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatCmp 0 0.00% 52.28% # Type of FU issued 54211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatCvt 0 0.00% 52.28% # Type of FU issued 54311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatMult 0 0.00% 52.28% # Type of FU issued 54411507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatDiv 0 0.00% 52.28% # Type of FU issued 54511507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 52.28% # Type of FU issued 54611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAdd 0 0.00% 52.28% # Type of FU issued 54711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 52.28% # Type of FU issued 54811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdAlu 0 0.00% 52.28% # Type of FU issued 54911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdCmp 0 0.00% 52.28% # Type of FU issued 55011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdCvt 0 0.00% 52.28% # Type of FU issued 55111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMisc 0 0.00% 52.28% # Type of FU issued 55211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMult 0 0.00% 52.28% # Type of FU issued 55311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 52.28% # Type of FU issued 55411507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdShift 0 0.00% 52.28% # Type of FU issued 55511507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 52.28% # Type of FU issued 55611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 52.28% # Type of FU issued 55711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 52.28% # Type of FU issued 55811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 52.28% # Type of FU issued 55911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCmp 6 0.00% 52.28% # Type of FU issued 56011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 52.28% # Type of FU issued 56111507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 52.28% # Type of FU issued 56211507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMisc 12 0.00% 52.28% # Type of FU issued 56311507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 52.28% # Type of FU issued 56411507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 52.28% # Type of FU issued 56511507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 52.28% # Type of FU issued 56611507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemRead 23968009 25.36% 77.63% # Type of FU issued 56711507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::MemWrite 21139361 22.37% 100.00% # Type of FU issued 56811507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued 56911507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued 57011507SCurtis.Dunham@arm.comsystem.cpu.iq.FU_type_0::total 94518121 # Type of FU issued 57111507SCurtis.Dunham@arm.comsystem.cpu.iq.rate 1.409676 # Inst issue rate 57211507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_cnt 29797653 # FU busy when requested 57311507SCurtis.Dunham@arm.comsystem.cpu.iq.fu_busy_rate 0.315259 # FU busy rate (busy events/executed inst) 57411507SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_reads 285486823 # Number of integer instruction queue reads 57511507SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_writes 104332871 # Number of integer instruction queue writes 57611507SCurtis.Dunham@arm.comsystem.cpu.iq.int_inst_queue_wakeup_accesses 93229184 # Number of integer instruction queue wakeup accesses 57711507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_reads 329 # Number of floating instruction queue reads 57811507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_writes 574 # Number of floating instruction queue writes 57911507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_inst_queue_wakeup_accesses 84 # Number of floating instruction queue wakeup accesses 58011507SCurtis.Dunham@arm.comsystem.cpu.iq.int_alu_accesses 124315586 # Number of integer alu accesses 58111507SCurtis.Dunham@arm.comsystem.cpu.iq.fp_alu_accesses 188 # Number of floating point alu accesses 58211507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.forwLoads 1381077 # Number of loads that had data forwarded from stores 58311507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address 58411507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedLoads 1306707 # Number of loads squashed 58511507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.ignoredResponses 2085 # Number of memory responses ignored because the instruction is squashed 58611507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.memOrderViolation 11900 # Number of memory ordering violations 58711507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.squashedStores 1223416 # Number of stores squashed 58811507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address 58911507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding 59011507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.rescheduledLoads 147221 # Number of loads that were rescheduled 59111507SCurtis.Dunham@arm.comsystem.cpu.iew.lsq.thread0.cacheBlocked 186554 # Number of times an access to memory failed due to the cache being blocked 59211507SCurtis.Dunham@arm.comsystem.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle 59311507SCurtis.Dunham@arm.comsystem.cpu.iew.iewSquashCycles 445498 # Number of cycles IEW is squashing 59411507SCurtis.Dunham@arm.comsystem.cpu.iew.iewBlockCycles 578203 # Number of cycles IEW is blocking 59511507SCurtis.Dunham@arm.comsystem.cpu.iew.iewUnblockCycles 566637 # Number of cycles IEW is unblocking 59611507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispatchedInsts 97517928 # Number of instructions dispatched to IQ 59711507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch 59811507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispLoadInsts 24172969 # Number of dispatched load instructions 59911507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispStoreInsts 21779154 # Number of dispatched store instructions 60011507SCurtis.Dunham@arm.comsystem.cpu.iew.iewDispNonSpecInsts 18892 # Number of dispatched non-speculative instructions 60111507SCurtis.Dunham@arm.comsystem.cpu.iew.iewIQFullEvents 1555 # Number of times the IQ has become full, causing a stall 60211507SCurtis.Dunham@arm.comsystem.cpu.iew.iewLSQFullEvents 562180 # Number of times the LSQ has become full, causing a stall 60311507SCurtis.Dunham@arm.comsystem.cpu.iew.memOrderViolationEvents 11900 # Number of memory order violations 60411507SCurtis.Dunham@arm.comsystem.cpu.iew.predictedTakenIncorrect 250835 # Number of branches that were predicted taken incorrectly 60511507SCurtis.Dunham@arm.comsystem.cpu.iew.predictedNotTakenIncorrect 223196 # Number of branches that were predicted not taken incorrectly 60611507SCurtis.Dunham@arm.comsystem.cpu.iew.branchMispredicts 474031 # Number of branch mispredicts detected at execute 60711507SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecutedInsts 93719339 # Number of executed instructions 60811507SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecLoadInsts 23701905 # Number of load instructions executed 60911507SCurtis.Dunham@arm.comsystem.cpu.iew.iewExecSquashedInsts 798782 # Number of squashed instructions skipped in execute 61011507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_swp 0 # number of swp insts executed 61111507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_nop 15738 # number of nop insts executed 61211507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_refs 44631646 # number of memory reference insts executed 61311507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_branches 14212084 # Number of branches executed 61411507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_stores 20929741 # Number of stores executed 61511507SCurtis.Dunham@arm.comsystem.cpu.iew.exec_rate 1.397763 # Inst execution rate 61611507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_sent 93338125 # cumulative count of insts sent to commit 61711507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_count 93229268 # cumulative count of insts written-back 61811507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_producers 44994314 # num instructions producing a value 61911507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_consumers 76693481 # num instructions consuming a value 62011507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_rate 1.390454 # insts written-back per cycle 62111507SCurtis.Dunham@arm.comsystem.cpu.iew.wb_fanout 0.586677 # average fanout of values written-back 62211507SCurtis.Dunham@arm.comsystem.cpu.commit.commitSquashedInsts 5957514 # The number of squashed insts skipped by commit 62311507SCurtis.Dunham@arm.comsystem.cpu.commit.commitNonSpecStalls 33786 # The number of times commit has been forced to stall to communicate backwards 62411507SCurtis.Dunham@arm.comsystem.cpu.commit.branchMispredicts 432296 # The number of times a branch was mispredicted 62511507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::samples 65078464 # Number of insts commited each cycle 62611507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::mean 1.393520 # Number of insts commited each cycle 62711507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::stdev 2.163869 # Number of insts commited each cycle 62811507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle 62911507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::0 31565690 48.50% 48.50% # Number of insts commited each cycle 63011507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::1 16713735 25.68% 74.19% # Number of insts commited each cycle 63111507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::2 4316875 6.63% 80.82% # Number of insts commited each cycle 63211507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::3 4188712 6.44% 87.26% # Number of insts commited each cycle 63311507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::4 1942227 2.98% 90.24% # Number of insts commited each cycle 63411507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::5 1235606 1.90% 92.14% # Number of insts commited each cycle 63511507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::6 754913 1.16% 93.30% # Number of insts commited each cycle 63611507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::7 587526 0.90% 94.20% # Number of insts commited each cycle 63711507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::8 3773180 5.80% 100.00% # Number of insts commited each cycle 63811507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle 63911507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle 64011507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle 64111507SCurtis.Dunham@arm.comsystem.cpu.commit.committed_per_cycle::total 65078464 # Number of insts commited each cycle 64211507SCurtis.Dunham@arm.comsystem.cpu.commit.committedInsts 70913204 # Number of instructions committed 64311507SCurtis.Dunham@arm.comsystem.cpu.commit.committedOps 90688159 # Number of ops (including micro ops) committed 64411507SCurtis.Dunham@arm.comsystem.cpu.commit.swp_count 0 # Number of s/w prefetches committed 64511507SCurtis.Dunham@arm.comsystem.cpu.commit.refs 43422000 # Number of memory references committed 64611507SCurtis.Dunham@arm.comsystem.cpu.commit.loads 22866262 # Number of loads committed 64711507SCurtis.Dunham@arm.comsystem.cpu.commit.membars 15920 # Number of memory barriers committed 64811507SCurtis.Dunham@arm.comsystem.cpu.commit.branches 13741468 # Number of branches committed 64911507SCurtis.Dunham@arm.comsystem.cpu.commit.fp_insts 56 # Number of committed floating point instructions. 65011507SCurtis.Dunham@arm.comsystem.cpu.commit.int_insts 81528527 # Number of committed integer instructions. 65111507SCurtis.Dunham@arm.comsystem.cpu.commit.function_calls 1679850 # Number of function calls committed. 65211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction 65311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntAlu 47186033 52.03% 52.03% # Class of committed instruction 65411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntMult 80119 0.09% 52.12% # Class of committed instruction 65511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IntDiv 0 0.00% 52.12% # Class of committed instruction 65611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatAdd 0 0.00% 52.12% # Class of committed instruction 65711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatCmp 0 0.00% 52.12% # Class of committed instruction 65811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatCvt 0 0.00% 52.12% # Class of committed instruction 65911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatMult 0 0.00% 52.12% # Class of committed instruction 66011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatDiv 0 0.00% 52.12% # Class of committed instruction 66111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::FloatSqrt 0 0.00% 52.12% # Class of committed instruction 66211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAdd 0 0.00% 52.12% # Class of committed instruction 66311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 52.12% # Class of committed instruction 66411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdAlu 0 0.00% 52.12% # Class of committed instruction 66511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdCmp 0 0.00% 52.12% # Class of committed instruction 66611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdCvt 0 0.00% 52.12% # Class of committed instruction 66711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMisc 0 0.00% 52.12% # Class of committed instruction 66811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMult 0 0.00% 52.12% # Class of committed instruction 66911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 52.12% # Class of committed instruction 67011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdShift 0 0.00% 52.12% # Class of committed instruction 67111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 52.12% # Class of committed instruction 67211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdSqrt 0 0.00% 52.12% # Class of committed instruction 67311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 52.12% # Class of committed instruction 67411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 52.12% # Class of committed instruction 67511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 52.12% # Class of committed instruction 67611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 52.12% # Class of committed instruction 67711507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 52.12% # Class of committed instruction 67811507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMisc 7 0.00% 52.12% # Class of committed instruction 67911507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 52.12% # Class of committed instruction 68011507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 52.12% # Class of committed instruction 68111507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 52.12% # Class of committed instruction 68211507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemRead 22866262 25.21% 77.33% # Class of committed instruction 68311507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::MemWrite 20555738 22.67% 100.00% # Class of committed instruction 68411507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction 68511507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction 68611507SCurtis.Dunham@arm.comsystem.cpu.commit.op_class_0::total 90688159 # Class of committed instruction 68711507SCurtis.Dunham@arm.comsystem.cpu.commit.bw_lim_events 3773180 # number cycles where commit BW limit reached 68811507SCurtis.Dunham@arm.comsystem.cpu.rob.rob_reads 157925658 # The number of ROB reads 68911507SCurtis.Dunham@arm.comsystem.cpu.rob.rob_writes 194257744 # The number of ROB writes 69011507SCurtis.Dunham@arm.comsystem.cpu.timesIdled 27177 # Number of times that the entire CPU went into an idle state and unscheduled itself 69111507SCurtis.Dunham@arm.comsystem.cpu.idleCycles 1006135 # Total number of cycles that the CPU has spent unscheduled due to idling 69211507SCurtis.Dunham@arm.comsystem.cpu.committedInsts 70907652 # Number of Instructions Simulated 69311507SCurtis.Dunham@arm.comsystem.cpu.committedOps 90682607 # Number of Ops (including micro ops) Simulated 69411507SCurtis.Dunham@arm.comsystem.cpu.cpi 0.945589 # CPI: Cycles Per Instruction 69511507SCurtis.Dunham@arm.comsystem.cpu.cpi_total 0.945589 # CPI: Total CPI of All Threads 69611507SCurtis.Dunham@arm.comsystem.cpu.ipc 1.057542 # IPC: Instructions Per Cycle 69711507SCurtis.Dunham@arm.comsystem.cpu.ipc_total 1.057542 # IPC: Total IPC of All Threads 69811507SCurtis.Dunham@arm.comsystem.cpu.int_regfile_reads 102008139 # number of integer regfile reads 69911507SCurtis.Dunham@arm.comsystem.cpu.int_regfile_writes 56630693 # number of integer regfile writes 70011507SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_reads 48 # number of floating regfile reads 70111507SCurtis.Dunham@arm.comsystem.cpu.fp_regfile_writes 42 # number of floating regfile writes 70211507SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_reads 345209533 # number of cc regfile reads 70311507SCurtis.Dunham@arm.comsystem.cpu.cc_regfile_writes 38766867 # number of cc regfile writes 70411507SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_reads 44112758 # number of misc regfile reads 70511507SCurtis.Dunham@arm.comsystem.cpu.misc_regfile_writes 31840 # number of misc regfile writes 70611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.replacements 486293 # number of replacements 70711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tagsinuse 510.756058 # Cycle average of tags in use 70811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.total_refs 40330532 # Total number of references to valid blocks. 70911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.sampled_refs 486805 # Sample count of references to valid blocks. 71011507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.avg_refs 82.847407 # Average number of references to valid blocks. 71111507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.warmup_cycle 150823500 # Cycle when the warmup percentage was hit. 71211507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 510.756058 # Average occupied blocks per requestor 71311507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.997570 # Average percentage of cache occupancy 71411507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.997570 # Average percentage of cache occupancy 71511507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 71611507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 56 # Occupied blocks per task id 71711507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 456 # Occupied blocks per task id 71811507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 71911507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.tag_accesses 84456645 # Number of tag accesses 72011507SCurtis.Dunham@arm.comsystem.cpu.dcache.tags.data_accesses 84456645 # Number of data accesses 72111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 21406566 # number of ReadReq hits 72211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_hits::total 21406566 # number of ReadReq hits 72311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 18832689 # number of WriteReq hits 72411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_hits::total 18832689 # number of WriteReq hits 72511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 59994 # number of SoftPFReq hits 72611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 59994 # number of SoftPFReq hits 72711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 15306 # number of LoadLockedReq hits 72811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 15306 # number of LoadLockedReq hits 72911507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 15919 # number of StoreCondReq hits 73011507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 15919 # number of StoreCondReq hits 73111507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::cpu.data 40239255 # number of demand (read+write) hits 73211507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_hits::total 40239255 # number of demand (read+write) hits 73311507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::cpu.data 40299249 # number of overall hits 73411507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_hits::total 40299249 # number of overall hits 73511507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 567937 # number of ReadReq misses 73611507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_misses::total 567937 # number of ReadReq misses 73711507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 1017212 # number of WriteReq misses 73811507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_misses::total 1017212 # number of WriteReq misses 73911507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 68679 # number of SoftPFReq misses 74011507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 68679 # number of SoftPFReq misses 74111507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 618 # number of LoadLockedReq misses 74211507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 618 # number of LoadLockedReq misses 74311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::cpu.data 1585149 # number of demand (read+write) misses 74411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_misses::total 1585149 # number of demand (read+write) misses 74511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::cpu.data 1653828 # number of overall misses 74611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_misses::total 1653828 # number of overall misses 74711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 9485185000 # number of ReadReq miss cycles 74811507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 9485185000 # number of ReadReq miss cycles 74911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 14264451930 # number of WriteReq miss cycles 75011507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 14264451930 # number of WriteReq miss cycles 75111507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 5633500 # number of LoadLockedReq miss cycles 75211507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 5633500 # number of LoadLockedReq miss cycles 75311507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 23749636930 # number of demand (read+write) miss cycles 75411507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_latency::total 23749636930 # number of demand (read+write) miss cycles 75511507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 23749636930 # number of overall miss cycles 75611507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_latency::total 23749636930 # number of overall miss cycles 75711507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 21974503 # number of ReadReq accesses(hits+misses) 75811507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_accesses::total 21974503 # number of ReadReq accesses(hits+misses) 75911507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 19849901 # number of WriteReq accesses(hits+misses) 76011507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_accesses::total 19849901 # number of WriteReq accesses(hits+misses) 76111507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 128673 # number of SoftPFReq accesses(hits+misses) 76211507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 128673 # number of SoftPFReq accesses(hits+misses) 76311507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 15924 # number of LoadLockedReq accesses(hits+misses) 76411507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 15924 # number of LoadLockedReq accesses(hits+misses) 76511507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 15919 # number of StoreCondReq accesses(hits+misses) 76611507SCurtis.Dunham@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 15919 # number of StoreCondReq accesses(hits+misses) 76711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 41824404 # number of demand (read+write) accesses 76811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_accesses::total 41824404 # number of demand (read+write) accesses 76911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 41953077 # number of overall (read+write) accesses 77011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_accesses::total 41953077 # number of overall (read+write) accesses 77111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.025845 # miss rate for ReadReq accesses 77211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.025845 # miss rate for ReadReq accesses 77311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.051245 # miss rate for WriteReq accesses 77411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.051245 # miss rate for WriteReq accesses 77511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.533748 # miss rate for SoftPFReq accesses 77611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.533748 # miss rate for SoftPFReq accesses 77711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.038809 # miss rate for LoadLockedReq accesses 77811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.038809 # miss rate for LoadLockedReq accesses 77911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.037900 # miss rate for demand accesses 78011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.037900 # miss rate for demand accesses 78111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.039421 # miss rate for overall accesses 78211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.039421 # miss rate for overall accesses 78311507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16701.121779 # average ReadReq miss latency 78411507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 16701.121779 # average ReadReq miss latency 78511507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14023.086564 # average WriteReq miss latency 78611507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 14023.086564 # average WriteReq miss latency 78711507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 9115.695793 # average LoadLockedReq miss latency 78811507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 9115.695793 # average LoadLockedReq miss latency 78911507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 14982.589605 # average overall miss latency 79011507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 14982.589605 # average overall miss latency 79111507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 14360.403216 # average overall miss latency 79211507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 14360.403216 # average overall miss latency 79311507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 48 # number of cycles access was blocked 79411507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 2907482 # number of cycles access was blocked 79511507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_mshrs 6 # number of cycles access was blocked 79611507SCurtis.Dunham@arm.comsystem.cpu.dcache.blocked::no_targets 131418 # number of cycles access was blocked 79711507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs 8 # average number of cycles each access was blocked 79811507SCurtis.Dunham@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets 22.123925 # average number of cycles each access was blocked 79911507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::writebacks 486293 # number of writebacks 80011507SCurtis.Dunham@arm.comsystem.cpu.dcache.writebacks::total 486293 # number of writebacks 80111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 267392 # number of ReadReq MSHR hits 80211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 267392 # number of ReadReq MSHR hits 80311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 868636 # number of WriteReq MSHR hits 80411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 868636 # number of WriteReq MSHR hits 80511507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 618 # number of LoadLockedReq MSHR hits 80611507SCurtis.Dunham@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 618 # number of LoadLockedReq MSHR hits 80711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 1136028 # number of demand (read+write) MSHR hits 80811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_hits::total 1136028 # number of demand (read+write) MSHR hits 80911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 1136028 # number of overall MSHR hits 81011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_hits::total 1136028 # number of overall MSHR hits 81111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 300545 # number of ReadReq MSHR misses 81211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 300545 # number of ReadReq MSHR misses 81311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 148576 # number of WriteReq MSHR misses 81411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 148576 # number of WriteReq MSHR misses 81511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 37700 # number of SoftPFReq MSHR misses 81611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 37700 # number of SoftPFReq MSHR misses 81711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 449121 # number of demand (read+write) MSHR misses 81811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_misses::total 449121 # number of demand (read+write) MSHR misses 81911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 486821 # number of overall MSHR misses 82011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_misses::total 486821 # number of overall MSHR misses 82111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3693304500 # number of ReadReq MSHR miss cycles 82211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 3693304500 # number of ReadReq MSHR miss cycles 82311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2308719470 # number of WriteReq MSHR miss cycles 82411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 2308719470 # number of WriteReq MSHR miss cycles 82511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1888982500 # number of SoftPFReq MSHR miss cycles 82611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1888982500 # number of SoftPFReq MSHR miss cycles 82711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 6002023970 # number of demand (read+write) MSHR miss cycles 82811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 6002023970 # number of demand (read+write) MSHR miss cycles 82911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 7891006470 # number of overall MSHR miss cycles 83011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 7891006470 # number of overall MSHR miss cycles 83111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013677 # mshr miss rate for ReadReq accesses 83211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013677 # mshr miss rate for ReadReq accesses 83311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.007485 # mshr miss rate for WriteReq accesses 83411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.007485 # mshr miss rate for WriteReq accesses 83511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.292991 # mshr miss rate for SoftPFReq accesses 83611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.292991 # mshr miss rate for SoftPFReq accesses 83711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.010738 # mshr miss rate for demand accesses 83811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.010738 # mshr miss rate for demand accesses 83911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.011604 # mshr miss rate for overall accesses 84011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.011604 # mshr miss rate for overall accesses 84111507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12288.690546 # average ReadReq mshr miss latency 84211507SCurtis.Dunham@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12288.690546 # average ReadReq mshr miss latency 84311507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15538.979849 # average WriteReq mshr miss latency 84411507SCurtis.Dunham@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15538.979849 # average WriteReq mshr miss latency 84511507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 50105.636605 # average SoftPFReq mshr miss latency 84611507SCurtis.Dunham@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50105.636605 # average SoftPFReq mshr miss latency 84711507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13363.935265 # average overall mshr miss latency 84811507SCurtis.Dunham@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 13363.935265 # average overall mshr miss latency 84911507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16209.256523 # average overall mshr miss latency 85011507SCurtis.Dunham@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 16209.256523 # average overall mshr miss latency 85111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.replacements 325000 # number of replacements 85211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tagsinuse 510.229072 # Cycle average of tags in use 85311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.total_refs 22083387 # Total number of references to valid blocks. 85411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.sampled_refs 325512 # Sample count of references to valid blocks. 85511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.avg_refs 67.842006 # Average number of references to valid blocks. 85611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.warmup_cycle 1115028500 # Cycle when the warmup percentage was hit. 85711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 510.229072 # Average occupied blocks per requestor 85811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.996541 # Average percentage of cache occupancy 85911507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_percent::total 0.996541 # Average percentage of cache occupancy 86011507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 86111507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 85 # Occupied blocks per task id 86211507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 63 # Occupied blocks per task id 86311507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 37 # Occupied blocks per task id 86411507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::3 320 # Occupied blocks per task id 86511507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::4 7 # Occupied blocks per task id 86611507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 86711507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.tag_accesses 45161716 # Number of tag accesses 86811507SCurtis.Dunham@arm.comsystem.cpu.icache.tags.data_accesses 45161716 # Number of data accesses 86911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 22083387 # number of ReadReq hits 87011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_hits::total 22083387 # number of ReadReq hits 87111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::cpu.inst 22083387 # number of demand (read+write) hits 87211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_hits::total 22083387 # number of demand (read+write) hits 87311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::cpu.inst 22083387 # number of overall hits 87411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_hits::total 22083387 # number of overall hits 87511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 334707 # number of ReadReq misses 87611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_misses::total 334707 # number of ReadReq misses 87711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::cpu.inst 334707 # number of demand (read+write) misses 87811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_misses::total 334707 # number of demand (read+write) misses 87911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::cpu.inst 334707 # number of overall misses 88011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_misses::total 334707 # number of overall misses 88111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 3526570179 # number of ReadReq miss cycles 88211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 3526570179 # number of ReadReq miss cycles 88311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 3526570179 # number of demand (read+write) miss cycles 88411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_latency::total 3526570179 # number of demand (read+write) miss cycles 88511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 3526570179 # number of overall miss cycles 88611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_latency::total 3526570179 # number of overall miss cycles 88711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 22418094 # number of ReadReq accesses(hits+misses) 88811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_accesses::total 22418094 # number of ReadReq accesses(hits+misses) 88911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 22418094 # number of demand (read+write) accesses 89011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_accesses::total 22418094 # number of demand (read+write) accesses 89111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 22418094 # number of overall (read+write) accesses 89211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_accesses::total 22418094 # number of overall (read+write) accesses 89311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014930 # miss rate for ReadReq accesses 89411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.014930 # miss rate for ReadReq accesses 89511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.014930 # miss rate for demand accesses 89611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_miss_rate::total 0.014930 # miss rate for demand accesses 89711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.014930 # miss rate for overall accesses 89811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_miss_rate::total 0.014930 # miss rate for overall accesses 89911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10536.290484 # average ReadReq miss latency 90011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 10536.290484 # average ReadReq miss latency 90111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 10536.290484 # average overall miss latency 90211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 10536.290484 # average overall miss latency 90311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 10536.290484 # average overall miss latency 90411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 10536.290484 # average overall miss latency 90511507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 264177 # number of cycles access was blocked 90611507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked_cycles::no_targets 49 # number of cycles access was blocked 90711507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_mshrs 16495 # number of cycles access was blocked 90811507SCurtis.Dunham@arm.comsystem.cpu.icache.blocked::no_targets 2 # number of cycles access was blocked 90911507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs 16.015580 # average number of cycles each access was blocked 91011507SCurtis.Dunham@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets 24.500000 # average number of cycles each access was blocked 91111507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::writebacks 325000 # number of writebacks 91211507SCurtis.Dunham@arm.comsystem.cpu.icache.writebacks::total 325000 # number of writebacks 91311507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::cpu.inst 9178 # number of ReadReq MSHR hits 91411507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_hits::total 9178 # number of ReadReq MSHR hits 91511507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::cpu.inst 9178 # number of demand (read+write) MSHR hits 91611507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_hits::total 9178 # number of demand (read+write) MSHR hits 91711507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::cpu.inst 9178 # number of overall MSHR hits 91811507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_hits::total 9178 # number of overall MSHR hits 91911507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 325529 # number of ReadReq MSHR misses 92011507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 325529 # number of ReadReq MSHR misses 92111507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 325529 # number of demand (read+write) MSHR misses 92211507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_misses::total 325529 # number of demand (read+write) MSHR misses 92311507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 325529 # number of overall MSHR misses 92411507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_misses::total 325529 # number of overall MSHR misses 92511507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 3259633220 # number of ReadReq MSHR miss cycles 92611507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 3259633220 # number of ReadReq MSHR miss cycles 92711507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 3259633220 # number of demand (read+write) MSHR miss cycles 92811507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 3259633220 # number of demand (read+write) MSHR miss cycles 92911507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 3259633220 # number of overall MSHR miss cycles 93011507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 3259633220 # number of overall MSHR miss cycles 93111507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.014521 # mshr miss rate for ReadReq accesses 93211507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.014521 # mshr miss rate for ReadReq accesses 93311507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.014521 # mshr miss rate for demand accesses 93411507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.014521 # mshr miss rate for demand accesses 93511507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.014521 # mshr miss rate for overall accesses 93611507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.014521 # mshr miss rate for overall accesses 93711507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10013.342037 # average ReadReq mshr miss latency 93811507SCurtis.Dunham@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10013.342037 # average ReadReq mshr miss latency 93911507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10013.342037 # average overall mshr miss latency 94011507SCurtis.Dunham@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 10013.342037 # average overall mshr miss latency 94111507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10013.342037 # average overall mshr miss latency 94211507SCurtis.Dunham@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 10013.342037 # average overall mshr miss latency 94311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.num_hwpf_issued 822902 # number of hwpf issued 94411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfIdentified 826054 # number of prefetch candidates identified 94511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfBufferHit 2760 # number of redundant prefetches already in prefetch queue 94611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped 94711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size 94811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.prefetcher.pfSpanPage 78906 # number of prefetches not generated due to page crossing 94911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.replacements 128177 # number of replacements 95011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tagsinuse 15989.063291 # Cycle average of tags in use 95111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.total_refs 1184574 # Total number of references to valid blocks. 95211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.sampled_refs 144531 # Sample count of references to valid blocks. 95311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.avg_refs 8.195986 # Average number of references to valid blocks. 95411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. 95511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 15883.544788 # Average occupied blocks per requestor 95611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 105.518503 # Average occupied blocks per requestor 95711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.969455 # Average percentage of cache occupancy 95811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.006440 # Average percentage of cache occupancy 95911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.975895 # Average percentage of cache occupancy 96011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1022 30 # Occupied blocks per task id 96111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 16324 # Occupied blocks per task id 96211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::1 7 # Occupied blocks per task id 96311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::2 3 # Occupied blocks per task id 96411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::3 14 # Occupied blocks per task id 96511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1022::4 6 # Occupied blocks per task id 96611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id 96711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 2742 # Occupied blocks per task id 96811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 12115 # Occupied blocks per task id 96911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 553 # Occupied blocks per task id 97011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 790 # Occupied blocks per task id 97111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1022 0.001831 # Percentage of cache occupancy per task id 97211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.996338 # Percentage of cache occupancy per task id 97311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.tag_accesses 25089114 # Number of tag accesses 97411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.tags.data_accesses 25089114 # Number of data accesses 97511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 260314 # number of WritebackDirty hits 97611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 260314 # number of WritebackDirty hits 97711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 470737 # number of WritebackClean hits 97811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 470737 # number of WritebackClean hits 97911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 137093 # number of ReadExReq hits 98011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 137093 # number of ReadExReq hits 98111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 314576 # number of ReadCleanReq hits 98211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 314576 # number of ReadCleanReq hits 98311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 300687 # number of ReadSharedReq hits 98411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 300687 # number of ReadSharedReq hits 98511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 314576 # number of demand (read+write) hits 98611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 437780 # number of demand (read+write) hits 98711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_hits::total 752356 # number of demand (read+write) hits 98811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 314576 # number of overall hits 98911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 437780 # number of overall hits 99011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_hits::total 752356 # number of overall hits 99111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 16 # number of UpgradeReq misses 99211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 16 # number of UpgradeReq misses 99311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 11519 # number of ReadExReq misses 99411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 11519 # number of ReadExReq misses 99511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 10935 # number of ReadCleanReq misses 99611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 10935 # number of ReadCleanReq misses 99711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 37506 # number of ReadSharedReq misses 99811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 37506 # number of ReadSharedReq misses 99911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 10935 # number of demand (read+write) misses 100011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 49025 # number of demand (read+write) misses 100111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_misses::total 59960 # number of demand (read+write) misses 100211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 10935 # number of overall misses 100311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 49025 # number of overall misses 100411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_misses::total 59960 # number of overall misses 100511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1190791000 # number of ReadExReq miss cycles 100611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 1190791000 # number of ReadExReq miss cycles 100711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 838826500 # number of ReadCleanReq miss cycles 100811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 838826500 # number of ReadCleanReq miss cycles 100911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 3069049000 # number of ReadSharedReq miss cycles 101011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 3069049000 # number of ReadSharedReq miss cycles 101111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 838826500 # number of demand (read+write) miss cycles 101211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 4259840000 # number of demand (read+write) miss cycles 101311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_latency::total 5098666500 # number of demand (read+write) miss cycles 101411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 838826500 # number of overall miss cycles 101511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 4259840000 # number of overall miss cycles 101611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_latency::total 5098666500 # number of overall miss cycles 101711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 260314 # number of WritebackDirty accesses(hits+misses) 101811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 260314 # number of WritebackDirty accesses(hits+misses) 101911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 470737 # number of WritebackClean accesses(hits+misses) 102011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 470737 # number of WritebackClean accesses(hits+misses) 102111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 16 # number of UpgradeReq accesses(hits+misses) 102211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 16 # number of UpgradeReq accesses(hits+misses) 102311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 148612 # number of ReadExReq accesses(hits+misses) 102411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 148612 # number of ReadExReq accesses(hits+misses) 102511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 325511 # number of ReadCleanReq accesses(hits+misses) 102611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 325511 # number of ReadCleanReq accesses(hits+misses) 102711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 338193 # number of ReadSharedReq accesses(hits+misses) 102811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 338193 # number of ReadSharedReq accesses(hits+misses) 102911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 325511 # number of demand (read+write) accesses 103011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 486805 # number of demand (read+write) accesses 103111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_accesses::total 812316 # number of demand (read+write) accesses 103211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 325511 # number of overall (read+write) accesses 103311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 486805 # number of overall (read+write) accesses 103411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_accesses::total 812316 # number of overall (read+write) accesses 103511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses 103611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses 103711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.077511 # miss rate for ReadExReq accesses 103811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.077511 # miss rate for ReadExReq accesses 103911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.033593 # miss rate for ReadCleanReq accesses 104011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.033593 # miss rate for ReadCleanReq accesses 104111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.110901 # miss rate for ReadSharedReq accesses 104211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.110901 # miss rate for ReadSharedReq accesses 104311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.033593 # miss rate for demand accesses 104411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.100708 # miss rate for demand accesses 104511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.073814 # miss rate for demand accesses 104611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.033593 # miss rate for overall accesses 104711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.100708 # miss rate for overall accesses 104811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.073814 # miss rate for overall accesses 104911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 103376.247938 # average ReadExReq miss latency 105011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 103376.247938 # average ReadExReq miss latency 105111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76710.242341 # average ReadCleanReq miss latency 105211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76710.242341 # average ReadCleanReq miss latency 105311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81828.214152 # average ReadSharedReq miss latency 105411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81828.214152 # average ReadSharedReq miss latency 105511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76710.242341 # average overall miss latency 105611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 86891.177970 # average overall miss latency 105711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 85034.464643 # average overall miss latency 105811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76710.242341 # average overall miss latency 105911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 86891.177970 # average overall miss latency 106011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 85034.464643 # average overall miss latency 106111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 106211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 106311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 106411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 106511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 106611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 106711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.unused_prefetches 424 # number of HardPF blocks evicted w/o reference 106811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::writebacks 97140 # number of writebacks 106911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.writebacks::total 97140 # number of writebacks 107011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 3182 # number of ReadExReq MSHR hits 107111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_hits::total 3182 # number of ReadExReq MSHR hits 107211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 28 # number of ReadCleanReq MSHR hits 107311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 28 # number of ReadCleanReq MSHR hits 107411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 100 # number of ReadSharedReq MSHR hits 107511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 100 # number of ReadSharedReq MSHR hits 107611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 28 # number of demand (read+write) MSHR hits 107711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 3282 # number of demand (read+write) MSHR hits 107811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 3310 # number of demand (read+write) MSHR hits 107911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 28 # number of overall MSHR hits 108011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 3282 # number of overall MSHR hits 108111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 3310 # number of overall MSHR hits 108211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 112662 # number of HardPFReq MSHR misses 108311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_misses::total 112662 # number of HardPFReq MSHR misses 108411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 16 # number of UpgradeReq MSHR misses 108511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 16 # number of UpgradeReq MSHR misses 108611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 8337 # number of ReadExReq MSHR misses 108711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 8337 # number of ReadExReq MSHR misses 108811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 10907 # number of ReadCleanReq MSHR misses 108911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 10907 # number of ReadCleanReq MSHR misses 109011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 37406 # number of ReadSharedReq MSHR misses 109111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 37406 # number of ReadSharedReq MSHR misses 109211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 10907 # number of demand (read+write) MSHR misses 109311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 45743 # number of demand (read+write) MSHR misses 109411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 56650 # number of demand (read+write) MSHR misses 109511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 10907 # number of overall MSHR misses 109611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 45743 # number of overall MSHR misses 109711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 112662 # number of overall MSHR misses 109811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 169312 # number of overall MSHR misses 109911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 10325101509 # number of HardPFReq MSHR miss cycles 110011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_latency::total 10325101509 # number of HardPFReq MSHR miss cycles 110111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 232500 # number of UpgradeReq MSHR miss cycles 110211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 232500 # number of UpgradeReq MSHR miss cycles 110311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 662233000 # number of ReadExReq MSHR miss cycles 110411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 662233000 # number of ReadExReq MSHR miss cycles 110511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 771578500 # number of ReadCleanReq MSHR miss cycles 110611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 771578500 # number of ReadCleanReq MSHR miss cycles 110711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 2838075000 # number of ReadSharedReq MSHR miss cycles 110811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 2838075000 # number of ReadSharedReq MSHR miss cycles 110911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 771578500 # number of demand (read+write) MSHR miss cycles 111011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 3500308000 # number of demand (read+write) MSHR miss cycles 111111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 4271886500 # number of demand (read+write) MSHR miss cycles 111211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 771578500 # number of overall MSHR miss cycles 111311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3500308000 # number of overall MSHR miss cycles 111411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 10325101509 # number of overall MSHR miss cycles 111511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 14596988009 # number of overall MSHR miss cycles 111611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses 111711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses 111811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses 111911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses 112011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.056099 # mshr miss rate for ReadExReq accesses 112111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.056099 # mshr miss rate for ReadExReq accesses 112211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.033507 # mshr miss rate for ReadCleanReq accesses 112311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.033507 # mshr miss rate for ReadCleanReq accesses 112411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.110605 # mshr miss rate for ReadSharedReq accesses 112511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.110605 # mshr miss rate for ReadSharedReq accesses 112611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.033507 # mshr miss rate for demand accesses 112711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.093966 # mshr miss rate for demand accesses 112811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.069739 # mshr miss rate for demand accesses 112911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.033507 # mshr miss rate for overall accesses 113011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.093966 # mshr miss rate for overall accesses 113111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses 113211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.208431 # mshr miss rate for overall accesses 113311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 91646.708819 # average HardPFReq mshr miss latency 113411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 91646.708819 # average HardPFReq mshr miss latency 113511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14531.250000 # average UpgradeReq mshr miss latency 113611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14531.250000 # average UpgradeReq mshr miss latency 113711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79433.009476 # average ReadExReq mshr miss latency 113811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79433.009476 # average ReadExReq mshr miss latency 113911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70741.587971 # average ReadCleanReq mshr miss latency 114011507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70741.587971 # average ReadCleanReq mshr miss latency 114111507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75872.186280 # average ReadSharedReq mshr miss latency 114211507SCurtis.Dunham@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75872.186280 # average ReadSharedReq mshr miss latency 114311507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70741.587971 # average overall mshr miss latency 114411507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 76521.172638 # average overall mshr miss latency 114511507SCurtis.Dunham@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 75408.411297 # average overall mshr miss latency 114611507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70741.587971 # average overall mshr miss latency 114711507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 76521.172638 # average overall mshr miss latency 114811507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 91646.708819 # average overall mshr miss latency 114911507SCurtis.Dunham@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 86213.546642 # average overall mshr miss latency 115011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 1623643 # Total number of requests made to the snoop filter. 115111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 811337 # Number of requests hitting in the snoop filter with a single holder of the requested data. 115211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 80260 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 115311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 67456 # Total number of snoops made to the snoop filter. 115411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 56671 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 115511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 10785 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 115611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 663721 # Transaction distribution 115711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 357454 # Transaction distribution 115811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 550979 # Transaction distribution 115911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 79349 # Transaction distribution 116011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::HardPFReq 142185 # Transaction distribution 116111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 16 # Transaction distribution 116211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 16 # Transaction distribution 116311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 148612 # Transaction distribution 116411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 148612 # Transaction distribution 116511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 325529 # Transaction distribution 116611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 338193 # Transaction distribution 116711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 976039 # Packet count per connected master and slave (bytes) 116811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1459935 # Packet count per connected master and slave (bytes) 116911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_count::total 2435974 # Packet count per connected master and slave (bytes) 117011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 41632640 # Cumulative packet size per connected master and slave (bytes) 117111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 62278272 # Cumulative packet size per connected master and slave (bytes) 117211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.pkt_size::total 103910912 # Cumulative packet size per connected master and slave (bytes) 117311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoops 318692 # Total snoops (count) 117411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 1131024 # Request fanout histogram 117511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.140178 # Request fanout histogram 117611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.373630 # Request fanout histogram 117711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 117811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 983264 86.94% 86.94% # Request fanout histogram 117911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 136975 12.11% 99.05% # Request fanout histogram 118011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 10785 0.95% 100.00% # Request fanout histogram 118111507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 118211507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 118311507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram 118411507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 1131024 # Request fanout histogram 118511507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 1623114500 # Layer occupancy (ticks) 118611507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 4.8 # Layer utilization (%) 118711507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 488687208 # Layer occupancy (ticks) 118811507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 1.5 # Layer utilization (%) 118911507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 730433064 # Layer occupancy (ticks) 119011507SCurtis.Dunham@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 2.2 # Layer utilization (%) 119111507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadResp 144751 # Transaction distribution 119211507SCurtis.Dunham@arm.comsystem.membus.trans_dist::WritebackDirty 97140 # Transaction distribution 119311507SCurtis.Dunham@arm.comsystem.membus.trans_dist::CleanEvict 28117 # Transaction distribution 119411507SCurtis.Dunham@arm.comsystem.membus.trans_dist::UpgradeReq 16 # Transaction distribution 119511507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExReq 8337 # Transaction distribution 119611507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadExResp 8337 # Transaction distribution 119711507SCurtis.Dunham@arm.comsystem.membus.trans_dist::ReadSharedReq 144752 # Transaction distribution 119811507SCurtis.Dunham@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 431450 # Packet count per connected master and slave (bytes) 119911507SCurtis.Dunham@arm.comsystem.membus.pkt_count::total 431450 # Packet count per connected master and slave (bytes) 120011507SCurtis.Dunham@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 16014592 # Cumulative packet size per connected master and slave (bytes) 120111507SCurtis.Dunham@arm.comsystem.membus.pkt_size::total 16014592 # Cumulative packet size per connected master and slave (bytes) 120211507SCurtis.Dunham@arm.comsystem.membus.snoops 0 # Total snoops (count) 120311507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::samples 278362 # Request fanout histogram 120411507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::mean 0 # Request fanout histogram 120511507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 120611507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 120711507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::0 278362 100.00% 100.00% # Request fanout histogram 120811507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram 120911507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 121011507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::min_value 0 # Request fanout histogram 121111507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::max_value 0 # Request fanout histogram 121211507SCurtis.Dunham@arm.comsystem.membus.snoop_fanout::total 278362 # Request fanout histogram 121311507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.occupancy 747889943 # Layer occupancy (ticks) 121411507SCurtis.Dunham@arm.comsystem.membus.reqLayer0.utilization 2.2 # Layer utilization (%) 121511507SCurtis.Dunham@arm.comsystem.membus.respLayer1.occupancy 799798093 # Layer occupancy (ticks) 121611507SCurtis.Dunham@arm.comsystem.membus.respLayer1.utilization 2.4 # Layer utilization (%) 121711507SCurtis.Dunham@arm.com 121811507SCurtis.Dunham@arm.com---------- End Simulation Statistics ---------- 1219