stats.txt revision 11336
110515SAli.Saidi@ARM.com 210515SAli.Saidi@ARM.com---------- Begin Simulation Statistics ---------- 311336Sandreas.hansson@arm.comsim_seconds 51.667476 # Number of seconds simulated 411336Sandreas.hansson@arm.comsim_ticks 51667476471000 # Number of ticks simulated 511336Sandreas.hansson@arm.comfinal_tick 51667476471000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) 610515SAli.Saidi@ARM.comsim_freq 1000000000000 # Frequency of simulated ticks 711336Sandreas.hansson@arm.comhost_inst_rate 274767 # Simulator instruction rate (inst/s) 811336Sandreas.hansson@arm.comhost_op_rate 322852 # Simulator op (including micro ops) rate (op/s) 911336Sandreas.hansson@arm.comhost_tick_rate 15389929524 # Simulator tick rate (ticks/s) 1011336Sandreas.hansson@arm.comhost_mem_usage 683068 # Number of bytes of host memory used 1111336Sandreas.hansson@arm.comhost_seconds 3357.23 # Real time elapsed on the host 1211336Sandreas.hansson@arm.comsim_insts 922453344 # Number of instructions simulated 1311336Sandreas.hansson@arm.comsim_ops 1083887959 # Number of ops (including micro ops) simulated 1410515SAli.Saidi@ARM.comsystem.voltage_domain.voltage 1 # Voltage in Volts 1510515SAli.Saidi@ARM.comsystem.clk_domain.clock 1000 # Clock period in ticks 1611336Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.dtb.walker 349632 # Number of bytes read from this memory 1711336Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.itb.walker 295488 # Number of bytes read from this memory 1811336Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.inst 10205120 # Number of bytes read from this memory 1911336Sandreas.hansson@arm.comsystem.physmem.bytes_read::cpu.data 93689288 # Number of bytes read from this memory 2011336Sandreas.hansson@arm.comsystem.physmem.bytes_read::realview.ide 408000 # Number of bytes read from this memory 2111336Sandreas.hansson@arm.comsystem.physmem.bytes_read::total 104947528 # Number of bytes read from this memory 2211336Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::cpu.inst 10205120 # Number of instructions bytes read from this memory 2311336Sandreas.hansson@arm.comsystem.physmem.bytes_inst_read::total 10205120 # Number of instructions bytes read from this memory 2411336Sandreas.hansson@arm.comsystem.physmem.bytes_written::writebacks 87402048 # Number of bytes written to this memory 2510636Snilay@cs.wisc.edusystem.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory 2611336Sandreas.hansson@arm.comsystem.physmem.bytes_written::total 87422628 # Number of bytes written to this memory 2711336Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.dtb.walker 5463 # Number of read requests responded to by this memory 2811336Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.itb.walker 4617 # Number of read requests responded to by this memory 2911336Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.inst 159455 # Number of read requests responded to by this memory 3011336Sandreas.hansson@arm.comsystem.physmem.num_reads::cpu.data 1463908 # Number of read requests responded to by this memory 3111336Sandreas.hansson@arm.comsystem.physmem.num_reads::realview.ide 6375 # Number of read requests responded to by this memory 3211336Sandreas.hansson@arm.comsystem.physmem.num_reads::total 1639818 # Number of read requests responded to by this memory 3311336Sandreas.hansson@arm.comsystem.physmem.num_writes::writebacks 1365657 # Number of write requests responded to by this memory 3410636Snilay@cs.wisc.edusystem.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory 3511336Sandreas.hansson@arm.comsystem.physmem.num_writes::total 1368230 # Number of write requests responded to by this memory 3611336Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.dtb.walker 6767 # Total read bandwidth from this memory (bytes/s) 3711336Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.itb.walker 5719 # Total read bandwidth from this memory (bytes/s) 3811336Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.inst 197515 # Total read bandwidth from this memory (bytes/s) 3911336Sandreas.hansson@arm.comsystem.physmem.bw_read::cpu.data 1813313 # Total read bandwidth from this memory (bytes/s) 4011336Sandreas.hansson@arm.comsystem.physmem.bw_read::realview.ide 7897 # Total read bandwidth from this memory (bytes/s) 4111336Sandreas.hansson@arm.comsystem.physmem.bw_read::total 2031211 # Total read bandwidth from this memory (bytes/s) 4211336Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::cpu.inst 197515 # Instruction read bandwidth from this memory (bytes/s) 4311336Sandreas.hansson@arm.comsystem.physmem.bw_inst_read::total 197515 # Instruction read bandwidth from this memory (bytes/s) 4411336Sandreas.hansson@arm.comsystem.physmem.bw_write::writebacks 1691626 # Write bandwidth from this memory (bytes/s) 4510892Sandreas.hansson@arm.comsystem.physmem.bw_write::cpu.data 398 # Write bandwidth from this memory (bytes/s) 4611336Sandreas.hansson@arm.comsystem.physmem.bw_write::total 1692024 # Write bandwidth from this memory (bytes/s) 4711336Sandreas.hansson@arm.comsystem.physmem.bw_total::writebacks 1691626 # Total bandwidth to/from this memory (bytes/s) 4811336Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.dtb.walker 6767 # Total bandwidth to/from this memory (bytes/s) 4911336Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.itb.walker 5719 # Total bandwidth to/from this memory (bytes/s) 5011336Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.inst 197515 # Total bandwidth to/from this memory (bytes/s) 5111336Sandreas.hansson@arm.comsystem.physmem.bw_total::cpu.data 1813711 # Total bandwidth to/from this memory (bytes/s) 5211336Sandreas.hansson@arm.comsystem.physmem.bw_total::realview.ide 7897 # Total bandwidth to/from this memory (bytes/s) 5311336Sandreas.hansson@arm.comsystem.physmem.bw_total::total 3723235 # Total bandwidth to/from this memory (bytes/s) 5411336Sandreas.hansson@arm.comsystem.physmem.readReqs 1639818 # Number of read requests accepted 5511336Sandreas.hansson@arm.comsystem.physmem.writeReqs 1368230 # Number of write requests accepted 5611336Sandreas.hansson@arm.comsystem.physmem.readBursts 1639818 # Number of DRAM read bursts, including those serviced by the write queue 5711336Sandreas.hansson@arm.comsystem.physmem.writeBursts 1368230 # Number of DRAM write bursts, including those merged in the write queue 5811336Sandreas.hansson@arm.comsystem.physmem.bytesReadDRAM 104895040 # Total number of bytes read from DRAM 5911336Sandreas.hansson@arm.comsystem.physmem.bytesReadWrQ 53312 # Total number of bytes read from write queue 6011336Sandreas.hansson@arm.comsystem.physmem.bytesWritten 87421376 # Total number of bytes written to DRAM 6111336Sandreas.hansson@arm.comsystem.physmem.bytesReadSys 104947528 # Total read bytes from the system interface side 6211336Sandreas.hansson@arm.comsystem.physmem.bytesWrittenSys 87422628 # Total written bytes from the system interface side 6311336Sandreas.hansson@arm.comsystem.physmem.servicedByWrQ 833 # Number of DRAM read bursts serviced by the write queue 6411201Sandreas.hansson@arm.comsystem.physmem.mergedWrBursts 2255 # Number of DRAM write bursts merged with an existing one 6511336Sandreas.hansson@arm.comsystem.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write 6611336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::0 99403 # Per bank write bursts 6711336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::1 105228 # Per bank write bursts 6811336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::2 100047 # Per bank write bursts 6911336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::3 95494 # Per bank write bursts 7011336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::4 102929 # Per bank write bursts 7111336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::5 111535 # Per bank write bursts 7211336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::6 97078 # Per bank write bursts 7311336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::7 98055 # Per bank write bursts 7411336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::8 92724 # Per bank write bursts 7511336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::9 154002 # Per bank write bursts 7611336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::10 99475 # Per bank write bursts 7711336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::11 105000 # Per bank write bursts 7811336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::12 94287 # Per bank write bursts 7911336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::13 95690 # Per bank write bursts 8011336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::14 90913 # Per bank write bursts 8111336Sandreas.hansson@arm.comsystem.physmem.perBankRdBursts::15 97125 # Per bank write bursts 8211336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::0 83951 # Per bank write bursts 8311336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::1 87043 # Per bank write bursts 8411336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::2 85245 # Per bank write bursts 8511336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::3 83208 # Per bank write bursts 8611336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::4 88814 # Per bank write bursts 8711336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::5 93904 # Per bank write bursts 8811336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::6 83820 # Per bank write bursts 8911336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::7 85248 # Per bank write bursts 9011336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::8 81467 # Per bank write bursts 9111336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::9 88240 # Per bank write bursts 9211336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::10 85354 # Per bank write bursts 9311336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::11 89463 # Per bank write bursts 9411336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::12 82403 # Per bank write bursts 9511336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::13 83577 # Per bank write bursts 9611336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::14 80367 # Per bank write bursts 9711336Sandreas.hansson@arm.comsystem.physmem.perBankWrBursts::15 83855 # Per bank write bursts 9810515SAli.Saidi@ARM.comsystem.physmem.numRdRetry 0 # Number of times read queue was full causing retry 9911336Sandreas.hansson@arm.comsystem.physmem.numWrRetry 37 # Number of times write queue was full causing retry 10011336Sandreas.hansson@arm.comsystem.physmem.totGap 51667474307000 # Total gap between requests 10110515SAli.Saidi@ARM.comsystem.physmem.readPktSize::0 0 # Read request sizes (log2) 10210515SAli.Saidi@ARM.comsystem.physmem.readPktSize::1 0 # Read request sizes (log2) 10310515SAli.Saidi@ARM.comsystem.physmem.readPktSize::2 0 # Read request sizes (log2) 10410515SAli.Saidi@ARM.comsystem.physmem.readPktSize::3 13 # Read request sizes (log2) 10510515SAli.Saidi@ARM.comsystem.physmem.readPktSize::4 2 # Read request sizes (log2) 10610515SAli.Saidi@ARM.comsystem.physmem.readPktSize::5 0 # Read request sizes (log2) 10711336Sandreas.hansson@arm.comsystem.physmem.readPktSize::6 1639803 # Read request sizes (log2) 10810515SAli.Saidi@ARM.comsystem.physmem.writePktSize::0 0 # Write request sizes (log2) 10910515SAli.Saidi@ARM.comsystem.physmem.writePktSize::1 0 # Write request sizes (log2) 11010515SAli.Saidi@ARM.comsystem.physmem.writePktSize::2 1 # Write request sizes (log2) 11110515SAli.Saidi@ARM.comsystem.physmem.writePktSize::3 2572 # Write request sizes (log2) 11210515SAli.Saidi@ARM.comsystem.physmem.writePktSize::4 0 # Write request sizes (log2) 11310515SAli.Saidi@ARM.comsystem.physmem.writePktSize::5 0 # Write request sizes (log2) 11411336Sandreas.hansson@arm.comsystem.physmem.writePktSize::6 1365657 # Write request sizes (log2) 11511336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::0 1314237 # What read queue length does an incoming req see 11611336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::1 318417 # What read queue length does an incoming req see 11711336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::2 918 # What read queue length does an incoming req see 11811336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::3 337 # What read queue length does an incoming req see 11911336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::4 465 # What read queue length does an incoming req see 12011336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::5 530 # What read queue length does an incoming req see 12111336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::6 537 # What read queue length does an incoming req see 12211336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::7 1148 # What read queue length does an incoming req see 12311336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::8 676 # What read queue length does an incoming req see 12411336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::9 338 # What read queue length does an incoming req see 12511336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::10 362 # What read queue length does an incoming req see 12611336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::11 180 # What read queue length does an incoming req see 12711336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::12 165 # What read queue length does an incoming req see 12811336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::13 121 # What read queue length does an incoming req see 12911336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::14 121 # What read queue length does an incoming req see 13011336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::15 112 # What read queue length does an incoming req see 13111336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::16 102 # What read queue length does an incoming req see 13211336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::17 95 # What read queue length does an incoming req see 13311336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::18 67 # What read queue length does an incoming req see 13411336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::19 53 # What read queue length does an incoming req see 13511336Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::20 4 # What read queue length does an incoming req see 13611138Sandreas.hansson@arm.comsystem.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see 13710515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see 13810515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see 13910515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see 14010515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see 14110515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see 14210515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see 14310515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see 14410515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see 14510515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see 14610515SAli.Saidi@ARM.comsystem.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see 14710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see 14810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see 14910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see 15010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see 15110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see 15210515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see 15310515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see 15410515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see 15510515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see 15610515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see 15710515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see 15810515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see 15910515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see 16010515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see 16110515SAli.Saidi@ARM.comsystem.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see 16211336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::15 14698 # What write queue length does an incoming req see 16311336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::16 18189 # What write queue length does an incoming req see 16411336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::17 67736 # What write queue length does an incoming req see 16511336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::18 80790 # What write queue length does an incoming req see 16611336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::19 82454 # What write queue length does an incoming req see 16711336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::20 81257 # What write queue length does an incoming req see 16811336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::21 81296 # What write queue length does an incoming req see 16911336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::22 82033 # What write queue length does an incoming req see 17011336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::23 83039 # What write queue length does an incoming req see 17111336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::24 82637 # What write queue length does an incoming req see 17211336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::25 83634 # What write queue length does an incoming req see 17311336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::26 86681 # What write queue length does an incoming req see 17411336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::27 83517 # What write queue length does an incoming req see 17511336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::28 83880 # What write queue length does an incoming req see 17611336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::29 94578 # What write queue length does an incoming req see 17711336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::30 83323 # What write queue length does an incoming req see 17811336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::31 84131 # What write queue length does an incoming req see 17911336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::32 81331 # What write queue length does an incoming req see 18011336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::33 2502 # What write queue length does an incoming req see 18111336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::34 677 # What write queue length does an incoming req see 18211336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::35 616 # What write queue length does an incoming req see 18311336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::36 411 # What write queue length does an incoming req see 18411336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::37 474 # What write queue length does an incoming req see 18511336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::38 481 # What write queue length does an incoming req see 18611336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::39 385 # What write queue length does an incoming req see 18711336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::40 283 # What write queue length does an incoming req see 18811336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::41 418 # What write queue length does an incoming req see 18911336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::42 298 # What write queue length does an incoming req see 19011336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::43 289 # What write queue length does an incoming req see 19111336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::44 282 # What write queue length does an incoming req see 19211336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::45 267 # What write queue length does an incoming req see 19311336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::46 263 # What write queue length does an incoming req see 19411336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::47 296 # What write queue length does an incoming req see 19511336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::48 241 # What write queue length does an incoming req see 19611336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::49 222 # What write queue length does an incoming req see 19711336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::50 244 # What write queue length does an incoming req see 19811336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::51 230 # What write queue length does an incoming req see 19911336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::52 242 # What write queue length does an incoming req see 20011336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::53 175 # What write queue length does an incoming req see 20111336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::54 145 # What write queue length does an incoming req see 20211336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::55 147 # What write queue length does an incoming req see 20311336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::56 151 # What write queue length does an incoming req see 20411336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::57 174 # What write queue length does an incoming req see 20511336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::58 153 # What write queue length does an incoming req see 20611336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::59 129 # What write queue length does an incoming req see 20711336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::60 160 # What write queue length does an incoming req see 20811336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::61 206 # What write queue length does an incoming req see 20911336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::62 86 # What write queue length does an incoming req see 21011336Sandreas.hansson@arm.comsystem.physmem.wrQLenPdf::63 109 # What write queue length does an incoming req see 21111336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::samples 646147 # Bytes accessed per row activation 21211336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::mean 297.635603 # Bytes accessed per row activation 21311336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::gmean 173.901229 # Bytes accessed per row activation 21411336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::stdev 324.036577 # Bytes accessed per row activation 21511336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::0-127 253673 39.26% 39.26% # Bytes accessed per row activation 21611336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::128-255 155474 24.06% 63.32% # Bytes accessed per row activation 21711336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::256-383 60360 9.34% 72.66% # Bytes accessed per row activation 21811336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::384-511 34960 5.41% 78.07% # Bytes accessed per row activation 21911336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::512-639 25496 3.95% 82.02% # Bytes accessed per row activation 22011336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::640-767 18768 2.90% 84.92% # Bytes accessed per row activation 22111336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::768-895 14047 2.17% 87.10% # Bytes accessed per row activation 22211336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::896-1023 13088 2.03% 89.12% # Bytes accessed per row activation 22311336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::1024-1151 70281 10.88% 100.00% # Bytes accessed per row activation 22411336Sandreas.hansson@arm.comsystem.physmem.bytesPerActivate::total 646147 # Bytes accessed per row activation 22511336Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::samples 79019 # Reads before turning the bus around for writes 22611336Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::mean 20.741467 # Reads before turning the bus around for writes 22711336Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::stdev 283.796699 # Reads before turning the bus around for writes 22811336Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::0-4095 79016 100.00% 100.00% # Reads before turning the bus around for writes 22910892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::4096-8191 1 0.00% 100.00% # Reads before turning the bus around for writes 23010892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::24576-28671 1 0.00% 100.00% # Reads before turning the bus around for writes 23110892Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::73728-77823 1 0.00% 100.00% # Reads before turning the bus around for writes 23211336Sandreas.hansson@arm.comsystem.physmem.rdPerTurnAround::total 79019 # Reads before turning the bus around for writes 23311336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::samples 79019 # Writes before turning the bus around for reads 23411336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::mean 17.286463 # Writes before turning the bus around for reads 23511336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::gmean 16.794878 # Writes before turning the bus around for reads 23611336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::stdev 6.949851 # Writes before turning the bus around for reads 23711336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::16-19 76956 97.39% 97.39% # Writes before turning the bus around for reads 23811336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::20-23 330 0.42% 97.81% # Writes before turning the bus around for reads 23911336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::24-27 47 0.06% 97.87% # Writes before turning the bus around for reads 24011336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::28-31 101 0.13% 97.99% # Writes before turning the bus around for reads 24111336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::32-35 35 0.04% 98.04% # Writes before turning the bus around for reads 24211336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::36-39 85 0.11% 98.15% # Writes before turning the bus around for reads 24311336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::40-43 245 0.31% 98.46% # Writes before turning the bus around for reads 24411336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::44-47 21 0.03% 98.48% # Writes before turning the bus around for reads 24511336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::48-51 324 0.41% 98.89% # Writes before turning the bus around for reads 24611336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::52-55 69 0.09% 98.98% # Writes before turning the bus around for reads 24711336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::56-59 26 0.03% 99.01% # Writes before turning the bus around for reads 24811336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::60-63 53 0.07% 99.08% # Writes before turning the bus around for reads 24911336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::64-67 312 0.39% 99.47% # Writes before turning the bus around for reads 25011336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::68-71 39 0.05% 99.52% # Writes before turning the bus around for reads 25111336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::72-75 28 0.04% 99.56% # Writes before turning the bus around for reads 25211336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::76-79 118 0.15% 99.71% # Writes before turning the bus around for reads 25311336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::80-83 171 0.22% 99.93% # Writes before turning the bus around for reads 25411336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::84-87 1 0.00% 99.93% # Writes before turning the bus around for reads 25511336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::88-91 1 0.00% 99.93% # Writes before turning the bus around for reads 25611336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::104-107 1 0.00% 99.93% # Writes before turning the bus around for reads 25711336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::108-111 2 0.00% 99.93% # Writes before turning the bus around for reads 25811336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::112-115 2 0.00% 99.93% # Writes before turning the bus around for reads 25911336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::120-123 2 0.00% 99.94% # Writes before turning the bus around for reads 26011336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::124-127 3 0.00% 99.94% # Writes before turning the bus around for reads 26111336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::128-131 14 0.02% 99.96% # Writes before turning the bus around for reads 26211336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::132-135 1 0.00% 99.96% # Writes before turning the bus around for reads 26311336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::136-139 3 0.00% 99.96% # Writes before turning the bus around for reads 26411336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::144-147 13 0.02% 99.98% # Writes before turning the bus around for reads 26511336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::148-151 2 0.00% 99.98% # Writes before turning the bus around for reads 26611336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::152-155 1 0.00% 99.98% # Writes before turning the bus around for reads 26711336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::156-159 1 0.00% 99.98% # Writes before turning the bus around for reads 26811336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::160-163 3 0.00% 99.99% # Writes before turning the bus around for reads 26911336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::172-175 1 0.00% 99.99% # Writes before turning the bus around for reads 27011336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::176-179 6 0.01% 100.00% # Writes before turning the bus around for reads 27111336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::188-191 1 0.00% 100.00% # Writes before turning the bus around for reads 27211336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::208-211 1 0.00% 100.00% # Writes before turning the bus around for reads 27311336Sandreas.hansson@arm.comsystem.physmem.wrPerTurnAround::total 79019 # Writes before turning the bus around for reads 27411336Sandreas.hansson@arm.comsystem.physmem.totQLat 26490910104 # Total ticks spent queuing 27511336Sandreas.hansson@arm.comsystem.physmem.totMemAccLat 57221878854 # Total ticks spent from burst creation until serviced by the DRAM 27611336Sandreas.hansson@arm.comsystem.physmem.totBusLat 8194925000 # Total ticks spent in databus transfers 27711336Sandreas.hansson@arm.comsystem.physmem.avgQLat 16163.00 # Average queueing delay per DRAM burst 27810515SAli.Saidi@ARM.comsystem.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst 27911336Sandreas.hansson@arm.comsystem.physmem.avgMemAccLat 34913.00 # Average memory access latency per DRAM burst 28011245Sandreas.sandberg@arm.comsystem.physmem.avgRdBW 2.03 # Average DRAM read bandwidth in MiByte/s 28111245Sandreas.sandberg@arm.comsystem.physmem.avgWrBW 1.69 # Average achieved write bandwidth in MiByte/s 28211245Sandreas.sandberg@arm.comsystem.physmem.avgRdBWSys 2.03 # Average system read bandwidth in MiByte/s 28311245Sandreas.sandberg@arm.comsystem.physmem.avgWrBWSys 1.69 # Average system write bandwidth in MiByte/s 28410515SAli.Saidi@ARM.comsystem.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s 28510585Sandreas.hansson@arm.comsystem.physmem.busUtil 0.03 # Data bus utilization in percentage 28610892Sandreas.hansson@arm.comsystem.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads 28710892Sandreas.hansson@arm.comsystem.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes 28811103Snilay@cs.wisc.edusystem.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing 28911336Sandreas.hansson@arm.comsystem.physmem.avgWrQLen 25.57 # Average write queue length when enqueuing 29011336Sandreas.hansson@arm.comsystem.physmem.readRowHits 1332864 # Number of row buffer hits during reads 29111336Sandreas.hansson@arm.comsystem.physmem.writeRowHits 1025932 # Number of row buffer hits during writes 29211336Sandreas.hansson@arm.comsystem.physmem.readRowHitRate 81.32 # Row buffer hit rate for reads 29311336Sandreas.hansson@arm.comsystem.physmem.writeRowHitRate 75.11 # Row buffer hit rate for writes 29411336Sandreas.hansson@arm.comsystem.physmem.avgGap 17176412.85 # Average gap between requests 29511336Sandreas.hansson@arm.comsystem.physmem.pageHitRate 78.50 # Row buffer hit rate, read and write combined 29611336Sandreas.hansson@arm.comsystem.physmem_0.actEnergy 2496243960 # Energy for activate commands per rank (pJ) 29711336Sandreas.hansson@arm.comsystem.physmem_0.preEnergy 1362037875 # Energy for precharge commands per rank (pJ) 29811336Sandreas.hansson@arm.comsystem.physmem_0.readEnergy 6316198200 # Energy for read commands per rank (pJ) 29911336Sandreas.hansson@arm.comsystem.physmem_0.writeEnergy 4479189840 # Energy for write commands per rank (pJ) 30011245Sandreas.sandberg@arm.comsystem.physmem_0.refreshEnergy 3374668374480 # Energy for refresh commands per rank (pJ) 30111336Sandreas.hansson@arm.comsystem.physmem_0.actBackEnergy 1323055672425 # Energy for active background per rank (pJ) 30211336Sandreas.hansson@arm.comsystem.physmem_0.preBackEnergy 29839910639250 # Energy for precharge background per rank (pJ) 30311336Sandreas.hansson@arm.comsystem.physmem_0.totalEnergy 34552288356030 # Total energy per rank (pJ) 30411336Sandreas.hansson@arm.comsystem.physmem_0.averagePower 668.743489 # Core power per rank (mW) 30511336Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::IDLE 49640417958020 # Time in different power states 30611245Sandreas.sandberg@arm.comsystem.physmem_0.memoryStateTime::REF 1725290580000 # Time in different power states 30710628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states 30811336Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT 301767793230 # Time in different power states 30910628Sandreas.hansson@arm.comsystem.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states 31011336Sandreas.hansson@arm.comsystem.physmem_1.actEnergy 2388627360 # Energy for activate commands per rank (pJ) 31111336Sandreas.hansson@arm.comsystem.physmem_1.preEnergy 1303318500 # Energy for precharge commands per rank (pJ) 31211336Sandreas.hansson@arm.comsystem.physmem_1.readEnergy 6467877000 # Energy for read commands per rank (pJ) 31311336Sandreas.hansson@arm.comsystem.physmem_1.writeEnergy 4372224480 # Energy for write commands per rank (pJ) 31411245Sandreas.sandberg@arm.comsystem.physmem_1.refreshEnergy 3374668374480 # Energy for refresh commands per rank (pJ) 31511336Sandreas.hansson@arm.comsystem.physmem_1.actBackEnergy 1316624734350 # Energy for active background per rank (pJ) 31611336Sandreas.hansson@arm.comsystem.physmem_1.preBackEnergy 29845551821250 # Energy for precharge background per rank (pJ) 31711336Sandreas.hansson@arm.comsystem.physmem_1.totalEnergy 34551376977420 # Total energy per rank (pJ) 31811336Sandreas.hansson@arm.comsystem.physmem_1.averagePower 668.725849 # Core power per rank (mW) 31911336Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::IDLE 49649780004526 # Time in different power states 32011245Sandreas.sandberg@arm.comsystem.physmem_1.memoryStateTime::REF 1725290580000 # Time in different power states 32110628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states 32211336Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT 292405760474 # Time in different power states 32310628Sandreas.hansson@arm.comsystem.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states 32410636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu.inst 704 # Number of bytes read from this memory 32510636Snilay@cs.wisc.edusystem.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory 32610515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_read::total 740 # Number of bytes read from this memory 32710515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::cpu.inst 704 # Number of instructions bytes read from this memory 32810515SAli.Saidi@ARM.comsystem.realview.nvmem.bytes_inst_read::total 704 # Number of instructions bytes read from this memory 32910636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu.inst 11 # Number of read requests responded to by this memory 33010636Snilay@cs.wisc.edusystem.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory 33110515SAli.Saidi@ARM.comsystem.realview.nvmem.num_reads::total 16 # Number of read requests responded to by this memory 33210515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::cpu.inst 14 # Total read bandwidth from this memory (bytes/s) 33310636Snilay@cs.wisc.edusystem.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s) 33410515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_read::total 14 # Total read bandwidth from this memory (bytes/s) 33510515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::cpu.inst 14 # Instruction read bandwidth from this memory (bytes/s) 33610515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_inst_read::total 14 # Instruction read bandwidth from this memory (bytes/s) 33710515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::cpu.inst 14 # Total bandwidth to/from this memory (bytes/s) 33810636Snilay@cs.wisc.edusystem.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s) 33910515SAli.Saidi@ARM.comsystem.realview.nvmem.bw_total::total 14 # Total bandwidth to/from this memory (bytes/s) 34010585Sandreas.hansson@arm.comsystem.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD). 34110585Sandreas.hansson@arm.comsystem.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD). 34210585Sandreas.hansson@arm.comsystem.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD). 34310585Sandreas.hansson@arm.comsystem.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes. 34410585Sandreas.hansson@arm.comsystem.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes. 34510585Sandreas.hansson@arm.comsystem.cf0.dma_write_txs 1669 # Number of DMA write transactions. 34611336Sandreas.hansson@arm.comsystem.cpu.branchPred.lookups 252598760 # Number of BP lookups 34711336Sandreas.hansson@arm.comsystem.cpu.branchPred.condPredicted 176508431 # Number of conditional branches predicted 34811336Sandreas.hansson@arm.comsystem.cpu.branchPred.condIncorrect 11957032 # Number of conditional branches incorrect 34911336Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBLookups 185598793 # Number of BTB lookups 35011336Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHits 131565493 # Number of BTB hits 35110585Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. 35211336Sandreas.hansson@arm.comsystem.cpu.branchPred.BTBHitPct 70.887041 # BTB Hit Percentage 35311336Sandreas.hansson@arm.comsystem.cpu.branchPred.usedRAS 30959293 # Number of times the RAS was used to get a target. 35411336Sandreas.hansson@arm.comsystem.cpu.branchPred.RASInCorrect 2131771 # Number of incorrect RAS predictions. 35510585Sandreas.hansson@arm.comsystem.cpu_clk_domain.clock 500 # Clock period in ticks 35610628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 35710628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 35810628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 35910628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 36010628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 36110628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 36210628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 36310628Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 36410585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 36510585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 36610585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 36710585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 36810585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 36910585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 37010585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 37110585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 37210585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 37310585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 37410585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 37510585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 37610585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 37710585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 37810585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 37910585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 38010585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 38110585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 38210585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits 38310585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses 38410585Sandreas.hansson@arm.comsystem.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses 38511336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walks 560635 # Table walker walks requested 38611336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walksLong 560635 # Table walker walks initiated with long descriptors 38711336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walksLongTerminationLevel::Level2 20884 # Level at which table walker walks with long descriptors terminate 38811336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walksLongTerminationLevel::Level3 178593 # Level at which table walker walks with long descriptors terminate 38911336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkWaitTime::samples 560635 # Table walker wait (enqueue to first request) latency 39011336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkWaitTime::0 560635 100.00% 100.00% # Table walker wait (enqueue to first request) latency 39111336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkWaitTime::total 560635 # Table walker wait (enqueue to first request) latency 39211336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::samples 199477 # Table walker service (enqueue to completion) latency 39311336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::mean 26985.070961 # Table walker service (enqueue to completion) latency 39411336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::gmean 22842.355807 # Table walker service (enqueue to completion) latency 39511336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::stdev 20873.513445 # Table walker service (enqueue to completion) latency 39611336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::0-65535 197251 98.88% 98.88% # Table walker service (enqueue to completion) latency 39711336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::65536-131071 4 0.00% 98.89% # Table walker service (enqueue to completion) latency 39811336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::131072-196607 1888 0.95% 99.83% # Table walker service (enqueue to completion) latency 39911336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::196608-262143 57 0.03% 99.86% # Table walker service (enqueue to completion) latency 40011336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::262144-327679 109 0.05% 99.92% # Table walker service (enqueue to completion) latency 40111336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::327680-393215 46 0.02% 99.94% # Table walker service (enqueue to completion) latency 40211336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::393216-458751 97 0.05% 99.99% # Table walker service (enqueue to completion) latency 40311336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::458752-524287 13 0.01% 99.99% # Table walker service (enqueue to completion) latency 40411336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::524288-589823 6 0.00% 100.00% # Table walker service (enqueue to completion) latency 40511245Sandreas.sandberg@arm.comsystem.cpu.dtb.walker.walkCompletionTime::589824-655359 5 0.00% 100.00% # Table walker service (enqueue to completion) latency 40611336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::655360-720895 1 0.00% 100.00% # Table walker service (enqueue to completion) latency 40711336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkCompletionTime::total 199477 # Table walker service (enqueue to completion) latency 40811201Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walksPending::samples -1569959592 # Table walker pending requests distribution 40911201Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walksPending::0 -1569959592 100.00% 100.00% # Table walker pending requests distribution 41011201Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walksPending::total -1569959592 # Table walker pending requests distribution 41111336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkPageSizes::4K 178594 89.53% 89.53% # Table walker page sizes translated 41211336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkPageSizes::2M 20884 10.47% 100.00% # Table walker page sizes translated 41311336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkPageSizes::total 199478 # Table walker page sizes translated 41411336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Data 560635 # Table walker requests started/completed, data/inst 41510628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 41611336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Requested::total 560635 # Table walker requests started/completed, data/inst 41711336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Data 199478 # Table walker requests started/completed, data/inst 41810628Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 41911336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin_Completed::total 199478 # Table walker requests started/completed, data/inst 42011336Sandreas.hansson@arm.comsystem.cpu.dtb.walker.walkRequestOrigin::total 760113 # Table walker requests started/completed, data/inst 42110585Sandreas.hansson@arm.comsystem.cpu.dtb.inst_hits 0 # ITB inst hits 42210585Sandreas.hansson@arm.comsystem.cpu.dtb.inst_misses 0 # ITB inst misses 42311336Sandreas.hansson@arm.comsystem.cpu.dtb.read_hits 178339564 # DTB read hits 42411336Sandreas.hansson@arm.comsystem.cpu.dtb.read_misses 462901 # DTB read misses 42511336Sandreas.hansson@arm.comsystem.cpu.dtb.write_hits 158016400 # DTB write hits 42611336Sandreas.hansson@arm.comsystem.cpu.dtb.write_misses 97734 # DTB write misses 42710585Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed 42810585Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 42911245Sandreas.sandberg@arm.comsystem.cpu.dtb.flush_tlb_mva_asid 45299 # Number of times TLB was flushed by MVA & ASID 43011138Sandreas.hansson@arm.comsystem.cpu.dtb.flush_tlb_asid 1089 # Number of times TLB was flushed by ASID 43111336Sandreas.hansson@arm.comsystem.cpu.dtb.flush_entries 78401 # Number of entries that have been flushed from TLB 43211336Sandreas.hansson@arm.comsystem.cpu.dtb.align_faults 1394 # Number of TLB faults due to alignment restrictions 43311336Sandreas.hansson@arm.comsystem.cpu.dtb.prefetch_faults 14946 # Number of TLB faults due to prefetch 43410585Sandreas.hansson@arm.comsystem.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions 43511336Sandreas.hansson@arm.comsystem.cpu.dtb.perms_faults 23063 # Number of TLB faults due to permissions restrictions 43611336Sandreas.hansson@arm.comsystem.cpu.dtb.read_accesses 178802465 # DTB read accesses 43711336Sandreas.hansson@arm.comsystem.cpu.dtb.write_accesses 158114134 # DTB write accesses 43810585Sandreas.hansson@arm.comsystem.cpu.dtb.inst_accesses 0 # ITB inst accesses 43911336Sandreas.hansson@arm.comsystem.cpu.dtb.hits 336355964 # DTB hits 44011336Sandreas.hansson@arm.comsystem.cpu.dtb.misses 560635 # DTB misses 44111336Sandreas.hansson@arm.comsystem.cpu.dtb.accesses 336916599 # DTB accesses 44210628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested 44310628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 44410628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst 44510628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst 44610628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 44710628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst 44810628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst 44910628Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst 45010585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits 45110585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses 45210585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits 45310585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses 45410585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits 45510585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses 45610585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed 45710585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 45810585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID 45910585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID 46010585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB 46110585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions 46210585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch 46310585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions 46410585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions 46510585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses 46610585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses 46710585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses 46810585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits 46910585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses 47010585Sandreas.hansson@arm.comsystem.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses 47111336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walks 134932 # Table walker walks requested 47211336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walksLong 134932 # Table walker walks initiated with long descriptors 47311336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walksLongTerminationLevel::Level2 1079 # Level at which table walker walks with long descriptors terminate 47411336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walksLongTerminationLevel::Level3 117658 # Level at which table walker walks with long descriptors terminate 47511336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkWaitTime::samples 134932 # Table walker wait (enqueue to first request) latency 47611336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkWaitTime::0 134932 100.00% 100.00% # Table walker wait (enqueue to first request) latency 47711336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkWaitTime::total 134932 # Table walker wait (enqueue to first request) latency 47811336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::samples 118737 # Table walker service (enqueue to completion) latency 47911336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::mean 30245.892182 # Table walker service (enqueue to completion) latency 48011336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::gmean 25862.614601 # Table walker service (enqueue to completion) latency 48111336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::stdev 23195.505917 # Table walker service (enqueue to completion) latency 48211336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::0-32767 58684 49.42% 49.42% # Table walker service (enqueue to completion) latency 48311336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::32768-65535 57510 48.43% 97.86% # Table walker service (enqueue to completion) latency 48411336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::65536-98303 2 0.00% 97.86% # Table walker service (enqueue to completion) latency 48511336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::98304-131071 7 0.01% 97.87% # Table walker service (enqueue to completion) latency 48611336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::131072-163839 1905 1.60% 99.47% # Table walker service (enqueue to completion) latency 48711336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::163840-196607 424 0.36% 99.83% # Table walker service (enqueue to completion) latency 48811336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::196608-229375 23 0.02% 99.85% # Table walker service (enqueue to completion) latency 48911336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::229376-262143 17 0.01% 99.86% # Table walker service (enqueue to completion) latency 49011336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::262144-294911 94 0.08% 99.94% # Table walker service (enqueue to completion) latency 49111336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::294912-327679 21 0.02% 99.96% # Table walker service (enqueue to completion) latency 49211336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::327680-360447 17 0.01% 99.97% # Table walker service (enqueue to completion) latency 49311336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::360448-393215 8 0.01% 99.98% # Table walker service (enqueue to completion) latency 49411336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::393216-425983 17 0.01% 99.99% # Table walker service (enqueue to completion) latency 49511336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::425984-458751 8 0.01% 100.00% # Table walker service (enqueue to completion) latency 49611336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkCompletionTime::total 118737 # Table walker service (enqueue to completion) latency 49711201Sandreas.hansson@arm.comsystem.cpu.itb.walker.walksPending::samples -1570990092 # Table walker pending requests distribution 49811201Sandreas.hansson@arm.comsystem.cpu.itb.walker.walksPending::0 -1570990092 100.00% 100.00% # Table walker pending requests distribution 49911201Sandreas.hansson@arm.comsystem.cpu.itb.walker.walksPending::total -1570990092 # Table walker pending requests distribution 50011336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkPageSizes::4K 117658 99.09% 99.09% # Table walker page sizes translated 50111336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkPageSizes::2M 1079 0.91% 100.00% # Table walker page sizes translated 50211336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkPageSizes::total 118737 # Table walker page sizes translated 50310628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst 50411336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::Inst 134932 # Table walker requests started/completed, data/inst 50511336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Requested::total 134932 # Table walker requests started/completed, data/inst 50610628Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst 50711336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::Inst 118737 # Table walker requests started/completed, data/inst 50811336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin_Completed::total 118737 # Table walker requests started/completed, data/inst 50911336Sandreas.hansson@arm.comsystem.cpu.itb.walker.walkRequestOrigin::total 253669 # Table walker requests started/completed, data/inst 51011336Sandreas.hansson@arm.comsystem.cpu.itb.inst_hits 439091546 # ITB inst hits 51111336Sandreas.hansson@arm.comsystem.cpu.itb.inst_misses 134932 # ITB inst misses 51210585Sandreas.hansson@arm.comsystem.cpu.itb.read_hits 0 # DTB read hits 51310585Sandreas.hansson@arm.comsystem.cpu.itb.read_misses 0 # DTB read misses 51410585Sandreas.hansson@arm.comsystem.cpu.itb.write_hits 0 # DTB write hits 51510585Sandreas.hansson@arm.comsystem.cpu.itb.write_misses 0 # DTB write misses 51610585Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb 11 # Number of times complete TLB was flushed 51710585Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA 51811245Sandreas.sandberg@arm.comsystem.cpu.itb.flush_tlb_mva_asid 45299 # Number of times TLB was flushed by MVA & ASID 51911138Sandreas.hansson@arm.comsystem.cpu.itb.flush_tlb_asid 1089 # Number of times TLB was flushed by ASID 52011336Sandreas.hansson@arm.comsystem.cpu.itb.flush_entries 56478 # Number of entries that have been flushed from TLB 52110585Sandreas.hansson@arm.comsystem.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions 52210585Sandreas.hansson@arm.comsystem.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch 52310585Sandreas.hansson@arm.comsystem.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions 52411336Sandreas.hansson@arm.comsystem.cpu.itb.perms_faults 354973 # Number of TLB faults due to permissions restrictions 52510585Sandreas.hansson@arm.comsystem.cpu.itb.read_accesses 0 # DTB read accesses 52610585Sandreas.hansson@arm.comsystem.cpu.itb.write_accesses 0 # DTB write accesses 52711336Sandreas.hansson@arm.comsystem.cpu.itb.inst_accesses 439226478 # ITB inst accesses 52811336Sandreas.hansson@arm.comsystem.cpu.itb.hits 439091546 # DTB hits 52911336Sandreas.hansson@arm.comsystem.cpu.itb.misses 134932 # DTB misses 53011336Sandreas.hansson@arm.comsystem.cpu.itb.accesses 439226478 # DTB accesses 53111336Sandreas.hansson@arm.comsystem.cpu.numCycles 2564620605 # number of cpu cycles simulated 53210585Sandreas.hansson@arm.comsystem.cpu.numWorkItemsStarted 0 # number of work items this cpu started 53310585Sandreas.hansson@arm.comsystem.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed 53411336Sandreas.hansson@arm.comsystem.cpu.committedInsts 922453344 # Number of instructions committed 53511336Sandreas.hansson@arm.comsystem.cpu.committedOps 1083887959 # Number of ops (including micro ops) committed 53611336Sandreas.hansson@arm.comsystem.cpu.discardedOps 92875630 # Number of ops (including micro ops) which were discarded before commit 53711336Sandreas.hansson@arm.comsystem.cpu.numFetchSuspends 7622 # Number of times Execute suspended instruction fetching 53811336Sandreas.hansson@arm.comsystem.cpu.quiesceCycles 100771468164 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt 53911336Sandreas.hansson@arm.comsystem.cpu.cpi 2.780217 # CPI: cycles per instruction 54011336Sandreas.hansson@arm.comsystem.cpu.ipc 0.359684 # IPC: instructions per cycle 54110585Sandreas.hansson@arm.comsystem.cpu.kern.inst.arm 0 # number of arm instructions executed 54211336Sandreas.hansson@arm.comsystem.cpu.kern.inst.quiesce 16482 # number of quiesce instructions executed 54311336Sandreas.hansson@arm.comsystem.cpu.tickCycles 1741581813 # Number of cycles that the object actually ticked 54411336Sandreas.hansson@arm.comsystem.cpu.idleCycles 823038792 # Total number of cycles that the object has spent stopped 54511336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.replacements 10731841 # number of replacements 54611336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tagsinuse 511.930081 # Cycle average of tags in use 54711336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.total_refs 320513038 # Total number of references to valid blocks. 54811336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.sampled_refs 10732353 # Sample count of references to valid blocks. 54911336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.avg_refs 29.864191 # Average number of references to valid blocks. 55011201Sandreas.hansson@arm.comsystem.cpu.dcache.tags.warmup_cycle 7087675500 # Cycle when the warmup percentage was hit. 55111336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_blocks::cpu.data 511.930081 # Average occupied blocks per requestor 55211138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::cpu.data 0.999863 # Average percentage of cache occupancy 55311138Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_percent::total 0.999863 # Average percentage of cache occupancy 55410585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 55511336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::0 66 # Occupied blocks per task id 55611336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::1 393 # Occupied blocks per task id 55711336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::2 51 # Occupied blocks per task id 55811336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id 55910585Sandreas.hansson@arm.comsystem.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 56011336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.tag_accesses 1346389769 # Number of tag accesses 56111336Sandreas.hansson@arm.comsystem.cpu.dcache.tags.data_accesses 1346389769 # Number of data accesses 56211336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::cpu.data 164045150 # number of ReadReq hits 56311336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_hits::total 164045150 # number of ReadReq hits 56411336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::cpu.data 147553918 # number of WriteReq hits 56511336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_hits::total 147553918 # number of WriteReq hits 56611336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::cpu.data 512343 # number of SoftPFReq hits 56711336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_hits::total 512343 # number of SoftPFReq hits 56811336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_hits::cpu.data 335860 # number of WriteLineReq hits 56911336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_hits::total 335860 # number of WriteLineReq hits 57011336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::cpu.data 3854660 # number of LoadLockedReq hits 57111336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_hits::total 3854660 # number of LoadLockedReq hits 57211336Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::cpu.data 4163151 # number of StoreCondReq hits 57311336Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_hits::total 4163151 # number of StoreCondReq hits 57411336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::cpu.data 311599068 # number of demand (read+write) hits 57511336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_hits::total 311599068 # number of demand (read+write) hits 57611336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::cpu.data 312111411 # number of overall hits 57711336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_hits::total 312111411 # number of overall hits 57811336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::cpu.data 6370722 # number of ReadReq misses 57911336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_misses::total 6370722 # number of ReadReq misses 58011336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::cpu.data 4130704 # number of WriteReq misses 58111336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_misses::total 4130704 # number of WriteReq misses 58211336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::cpu.data 1398816 # number of SoftPFReq misses 58311336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_misses::total 1398816 # number of SoftPFReq misses 58411336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_misses::cpu.data 1238819 # number of WriteLineReq misses 58511336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_misses::total 1238819 # number of WriteLineReq misses 58611336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::cpu.data 310200 # number of LoadLockedReq misses 58711336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_misses::total 310200 # number of LoadLockedReq misses 58811167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses 58911167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses 59011336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::cpu.data 10501426 # number of demand (read+write) misses 59111336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_misses::total 10501426 # number of demand (read+write) misses 59211336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::cpu.data 11900242 # number of overall misses 59311336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_misses::total 11900242 # number of overall misses 59411336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::cpu.data 117402431000 # number of ReadReq miss cycles 59511336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_latency::total 117402431000 # number of ReadReq miss cycles 59611336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::cpu.data 199951337000 # number of WriteReq miss cycles 59711336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_latency::total 199951337000 # number of WriteReq miss cycles 59811336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_miss_latency::cpu.data 84556806000 # number of WriteLineReq miss cycles 59911336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_miss_latency::total 84556806000 # number of WriteLineReq miss cycles 60011336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 5139718000 # number of LoadLockedReq miss cycles 60111336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_latency::total 5139718000 # number of LoadLockedReq miss cycles 60211167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_miss_latency::cpu.data 82000 # number of StoreCondReq miss cycles 60311167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_miss_latency::total 82000 # number of StoreCondReq miss cycles 60411336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::cpu.data 317353768000 # number of demand (read+write) miss cycles 60511336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_latency::total 317353768000 # number of demand (read+write) miss cycles 60611336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::cpu.data 317353768000 # number of overall miss cycles 60711336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_latency::total 317353768000 # number of overall miss cycles 60811336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::cpu.data 170415872 # number of ReadReq accesses(hits+misses) 60911336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_accesses::total 170415872 # number of ReadReq accesses(hits+misses) 61011336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::cpu.data 151684622 # number of WriteReq accesses(hits+misses) 61111336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_accesses::total 151684622 # number of WriteReq accesses(hits+misses) 61211336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::cpu.data 1911159 # number of SoftPFReq accesses(hits+misses) 61311336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_accesses::total 1911159 # number of SoftPFReq accesses(hits+misses) 61411336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_accesses::cpu.data 1574679 # number of WriteLineReq accesses(hits+misses) 61511336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_accesses::total 1574679 # number of WriteLineReq accesses(hits+misses) 61611336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::cpu.data 4164860 # number of LoadLockedReq accesses(hits+misses) 61711336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_accesses::total 4164860 # number of LoadLockedReq accesses(hits+misses) 61811336Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::cpu.data 4163152 # number of StoreCondReq accesses(hits+misses) 61911336Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_accesses::total 4163152 # number of StoreCondReq accesses(hits+misses) 62011336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::cpu.data 322100494 # number of demand (read+write) accesses 62111336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_accesses::total 322100494 # number of demand (read+write) accesses 62211336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::cpu.data 324011653 # number of overall (read+write) accesses 62311336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_accesses::total 324011653 # number of overall (read+write) accesses 62411336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::cpu.data 0.037383 # miss rate for ReadReq accesses 62511336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_miss_rate::total 0.037383 # miss rate for ReadReq accesses 62611336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::cpu.data 0.027232 # miss rate for WriteReq accesses 62711336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_miss_rate::total 0.027232 # miss rate for WriteReq accesses 62811336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.731920 # miss rate for SoftPFReq accesses 62911336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_miss_rate::total 0.731920 # miss rate for SoftPFReq accesses 63011336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.786712 # miss rate for WriteLineReq accesses 63111336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_miss_rate::total 0.786712 # miss rate for WriteLineReq accesses 63211336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.074480 # miss rate for LoadLockedReq accesses 63311336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_miss_rate::total 0.074480 # miss rate for LoadLockedReq accesses 63410636Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000000 # miss rate for StoreCondReq accesses 63510585Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses 63611336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::cpu.data 0.032603 # miss rate for demand accesses 63711336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_miss_rate::total 0.032603 # miss rate for demand accesses 63811336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::cpu.data 0.036728 # miss rate for overall accesses 63911336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_miss_rate::total 0.036728 # miss rate for overall accesses 64011336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 18428.434171 # average ReadReq miss latency 64111336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_miss_latency::total 18428.434171 # average ReadReq miss latency 64211336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48406.116003 # average WriteReq miss latency 64311336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_miss_latency::total 48406.116003 # average WriteReq miss latency 64411336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 68255.980898 # average WriteLineReq miss latency 64511336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_avg_miss_latency::total 68255.980898 # average WriteLineReq miss latency 64611336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16569.045777 # average LoadLockedReq miss latency 64711336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16569.045777 # average LoadLockedReq miss latency 64811167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 82000 # average StoreCondReq miss latency 64911167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_avg_miss_latency::total 82000 # average StoreCondReq miss latency 65011336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::cpu.data 30220.064208 # average overall miss latency 65111336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_miss_latency::total 30220.064208 # average overall miss latency 65211336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::cpu.data 26667.841545 # average overall miss latency 65311336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_miss_latency::total 26667.841545 # average overall miss latency 65410892Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 65510585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked 65610892Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked 65710585Sandreas.hansson@arm.comsystem.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked 65810892Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 65910585Sandreas.hansson@arm.comsystem.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 66010585Sandreas.hansson@arm.comsystem.cpu.dcache.fast_writes 0 # number of fast writes performed 66110585Sandreas.hansson@arm.comsystem.cpu.dcache.cache_copies 0 # number of cache copies performed 66211336Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::writebacks 8243774 # number of writebacks 66311336Sandreas.hansson@arm.comsystem.cpu.dcache.writebacks::total 8243774 # number of writebacks 66411336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::cpu.data 770626 # number of ReadReq MSHR hits 66511336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_hits::total 770626 # number of ReadReq MSHR hits 66611336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::cpu.data 1821654 # number of WriteReq MSHR hits 66711336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_hits::total 1821654 # number of WriteReq MSHR hits 66811336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 153 # number of WriteLineReq MSHR hits 66911336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_hits::total 153 # number of WriteLineReq MSHR hits 67011336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 68982 # number of LoadLockedReq MSHR hits 67111336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_hits::total 68982 # number of LoadLockedReq MSHR hits 67211336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::cpu.data 2592280 # number of demand (read+write) MSHR hits 67311336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_hits::total 2592280 # number of demand (read+write) MSHR hits 67411336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::cpu.data 2592280 # number of overall MSHR hits 67511336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_hits::total 2592280 # number of overall MSHR hits 67611336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::cpu.data 5600096 # number of ReadReq MSHR misses 67711336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_misses::total 5600096 # number of ReadReq MSHR misses 67811336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::cpu.data 2309050 # number of WriteReq MSHR misses 67911336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_misses::total 2309050 # number of WriteReq MSHR misses 68011336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1391260 # number of SoftPFReq MSHR misses 68111336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_misses::total 1391260 # number of SoftPFReq MSHR misses 68211336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1238666 # number of WriteLineReq MSHR misses 68311336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_misses::total 1238666 # number of WriteLineReq MSHR misses 68411336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 241218 # number of LoadLockedReq MSHR misses 68511336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_misses::total 241218 # number of LoadLockedReq MSHR misses 68611167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 1 # number of StoreCondReq MSHR misses 68711167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses 68811336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::cpu.data 7909146 # number of demand (read+write) MSHR misses 68911336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_misses::total 7909146 # number of demand (read+write) MSHR misses 69011336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::cpu.data 9300406 # number of overall MSHR misses 69111336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_misses::total 9300406 # number of overall MSHR misses 69211138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33697 # number of ReadReq MSHR uncacheable 69311138Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable::total 33697 # number of ReadReq MSHR uncacheable 69411138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33706 # number of WriteReq MSHR uncacheable 69511138Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_uncacheable::total 33706 # number of WriteReq MSHR uncacheable 69611138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67403 # number of overall MSHR uncacheable misses 69711138Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_misses::total 67403 # number of overall MSHR uncacheable misses 69811336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 96067975500 # number of ReadReq MSHR miss cycles 69911336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_latency::total 96067975500 # number of ReadReq MSHR miss cycles 70011336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 106000226500 # number of WriteReq MSHR miss cycles 70111336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_latency::total 106000226500 # number of WriteReq MSHR miss cycles 70211336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 26589323500 # number of SoftPFReq MSHR miss cycles 70311336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_latency::total 26589323500 # number of SoftPFReq MSHR miss cycles 70411336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 83310681500 # number of WriteLineReq MSHR miss cycles 70511336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_latency::total 83310681500 # number of WriteLineReq MSHR miss cycles 70611336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3491728500 # number of LoadLockedReq MSHR miss cycles 70711336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3491728500 # number of LoadLockedReq MSHR miss cycles 70811167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 81000 # number of StoreCondReq MSHR miss cycles 70911167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_mshr_miss_latency::total 81000 # number of StoreCondReq MSHR miss cycles 71011336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::cpu.data 202068202000 # number of demand (read+write) MSHR miss cycles 71111336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_latency::total 202068202000 # number of demand (read+write) MSHR miss cycles 71211336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::cpu.data 228657525500 # number of overall MSHR miss cycles 71311336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_latency::total 228657525500 # number of overall MSHR miss cycles 71411336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 6197287500 # number of ReadReq MSHR uncacheable cycles 71511336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 6197287500 # number of ReadReq MSHR uncacheable cycles 71611336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 6207449000 # number of WriteReq MSHR uncacheable cycles 71711336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 6207449000 # number of WriteReq MSHR uncacheable cycles 71811336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 12404736500 # number of overall MSHR uncacheable cycles 71911336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_uncacheable_latency::total 12404736500 # number of overall MSHR uncacheable cycles 72011336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032861 # mshr miss rate for ReadReq accesses 72111336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032861 # mshr miss rate for ReadReq accesses 72211336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.015223 # mshr miss rate for WriteReq accesses 72311336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015223 # mshr miss rate for WriteReq accesses 72411336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.727967 # mshr miss rate for SoftPFReq accesses 72511336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.727967 # mshr miss rate for SoftPFReq accesses 72611336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.786615 # mshr miss rate for WriteLineReq accesses 72711336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.786615 # mshr miss rate for WriteLineReq accesses 72811336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.057917 # mshr miss rate for LoadLockedReq accesses 72911336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.057917 # mshr miss rate for LoadLockedReq accesses 73010636Snilay@cs.wisc.edusystem.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000000 # mshr miss rate for StoreCondReq accesses 73110585Sandreas.hansson@arm.comsystem.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000000 # mshr miss rate for StoreCondReq accesses 73211336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.024555 # mshr miss rate for demand accesses 73311336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_mshr_miss_rate::total 0.024555 # mshr miss rate for demand accesses 73411336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.028704 # mshr miss rate for overall accesses 73511336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_mshr_miss_rate::total 0.028704 # mshr miss rate for overall accesses 73611336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17154.701544 # average ReadReq mshr miss latency 73711336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17154.701544 # average ReadReq mshr miss latency 73811336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 45906.423204 # average WriteReq mshr miss latency 73911336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45906.423204 # average WriteReq mshr miss latency 74011336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 19111.685451 # average SoftPFReq mshr miss latency 74111336Sandreas.hansson@arm.comsystem.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19111.685451 # average SoftPFReq mshr miss latency 74211336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 67258.390478 # average WriteLineReq mshr miss latency 74311336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 67258.390478 # average WriteLineReq mshr miss latency 74411336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14475.406064 # average LoadLockedReq mshr miss latency 74511336Sandreas.hansson@arm.comsystem.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14475.406064 # average LoadLockedReq mshr miss latency 74611167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 81000 # average StoreCondReq mshr miss latency 74711167Sjthestness@gmail.comsystem.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 81000 # average StoreCondReq mshr miss latency 74811336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25548.675167 # average overall mshr miss latency 74911336Sandreas.hansson@arm.comsystem.cpu.dcache.demand_avg_mshr_miss_latency::total 25548.675167 # average overall mshr miss latency 75011336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24585.757385 # average overall mshr miss latency 75111336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_miss_latency::total 24585.757385 # average overall mshr miss latency 75211336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 183912.143514 # average ReadReq mshr uncacheable latency 75311336Sandreas.hansson@arm.comsystem.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183912.143514 # average ReadReq mshr uncacheable latency 75411336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 184164.510770 # average WriteReq mshr uncacheable latency 75511336Sandreas.hansson@arm.comsystem.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 184164.510770 # average WriteReq mshr uncacheable latency 75611336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 184038.343991 # average overall mshr uncacheable latency 75711336Sandreas.hansson@arm.comsystem.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 184038.343991 # average overall mshr uncacheable latency 75810585Sandreas.hansson@arm.comsystem.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate 75911336Sandreas.hansson@arm.comsystem.cpu.icache.tags.replacements 24176986 # number of replacements 76011201Sandreas.hansson@arm.comsystem.cpu.icache.tags.tagsinuse 511.872408 # Cycle average of tags in use 76111336Sandreas.hansson@arm.comsystem.cpu.icache.tags.total_refs 414546703 # Total number of references to valid blocks. 76211336Sandreas.hansson@arm.comsystem.cpu.icache.tags.sampled_refs 24177498 # Sample count of references to valid blocks. 76311336Sandreas.hansson@arm.comsystem.cpu.icache.tags.avg_refs 17.145972 # Average number of references to valid blocks. 76411201Sandreas.hansson@arm.comsystem.cpu.icache.tags.warmup_cycle 39504620500 # Cycle when the warmup percentage was hit. 76511201Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_blocks::cpu.inst 511.872408 # Average occupied blocks per requestor 76611138Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::cpu.inst 0.999751 # Average percentage of cache occupancy 76711138Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_percent::total 0.999751 # Average percentage of cache occupancy 76810585Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id 76911336Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::0 99 # Occupied blocks per task id 77011336Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::1 313 # Occupied blocks per task id 77111336Sandreas.hansson@arm.comsystem.cpu.icache.tags.age_task_id_blocks_1024::2 100 # Occupied blocks per task id 77210585Sandreas.hansson@arm.comsystem.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id 77311336Sandreas.hansson@arm.comsystem.cpu.icache.tags.tag_accesses 462901718 # Number of tag accesses 77411336Sandreas.hansson@arm.comsystem.cpu.icache.tags.data_accesses 462901718 # Number of data accesses 77511336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::cpu.inst 414546703 # number of ReadReq hits 77611336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_hits::total 414546703 # number of ReadReq hits 77711336Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::cpu.inst 414546703 # number of demand (read+write) hits 77811336Sandreas.hansson@arm.comsystem.cpu.icache.demand_hits::total 414546703 # number of demand (read+write) hits 77911336Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::cpu.inst 414546703 # number of overall hits 78011336Sandreas.hansson@arm.comsystem.cpu.icache.overall_hits::total 414546703 # number of overall hits 78111336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::cpu.inst 24177508 # number of ReadReq misses 78211336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_misses::total 24177508 # number of ReadReq misses 78311336Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::cpu.inst 24177508 # number of demand (read+write) misses 78411336Sandreas.hansson@arm.comsystem.cpu.icache.demand_misses::total 24177508 # number of demand (read+write) misses 78511336Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::cpu.inst 24177508 # number of overall misses 78611336Sandreas.hansson@arm.comsystem.cpu.icache.overall_misses::total 24177508 # number of overall misses 78711336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::cpu.inst 327600086000 # number of ReadReq miss cycles 78811336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_latency::total 327600086000 # number of ReadReq miss cycles 78911336Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::cpu.inst 327600086000 # number of demand (read+write) miss cycles 79011336Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_latency::total 327600086000 # number of demand (read+write) miss cycles 79111336Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::cpu.inst 327600086000 # number of overall miss cycles 79211336Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_latency::total 327600086000 # number of overall miss cycles 79311336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::cpu.inst 438724211 # number of ReadReq accesses(hits+misses) 79411336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_accesses::total 438724211 # number of ReadReq accesses(hits+misses) 79511336Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::cpu.inst 438724211 # number of demand (read+write) accesses 79611336Sandreas.hansson@arm.comsystem.cpu.icache.demand_accesses::total 438724211 # number of demand (read+write) accesses 79711336Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::cpu.inst 438724211 # number of overall (read+write) accesses 79811336Sandreas.hansson@arm.comsystem.cpu.icache.overall_accesses::total 438724211 # number of overall (read+write) accesses 79911336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::cpu.inst 0.055109 # miss rate for ReadReq accesses 80011336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_miss_rate::total 0.055109 # miss rate for ReadReq accesses 80111336Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::cpu.inst 0.055109 # miss rate for demand accesses 80211336Sandreas.hansson@arm.comsystem.cpu.icache.demand_miss_rate::total 0.055109 # miss rate for demand accesses 80311336Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::cpu.inst 0.055109 # miss rate for overall accesses 80411336Sandreas.hansson@arm.comsystem.cpu.icache.overall_miss_rate::total 0.055109 # miss rate for overall accesses 80511336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13549.787100 # average ReadReq miss latency 80611336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_miss_latency::total 13549.787100 # average ReadReq miss latency 80711336Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::cpu.inst 13549.787100 # average overall miss latency 80811336Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_miss_latency::total 13549.787100 # average overall miss latency 80911336Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::cpu.inst 13549.787100 # average overall miss latency 81011336Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_miss_latency::total 13549.787100 # average overall miss latency 81110585Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 81210585Sandreas.hansson@arm.comsystem.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked 81310585Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked 81410585Sandreas.hansson@arm.comsystem.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked 81510585Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 81610585Sandreas.hansson@arm.comsystem.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 81710585Sandreas.hansson@arm.comsystem.cpu.icache.fast_writes 0 # number of fast writes performed 81810585Sandreas.hansson@arm.comsystem.cpu.icache.cache_copies 0 # number of cache copies performed 81911336Sandreas.hansson@arm.comsystem.cpu.icache.writebacks::writebacks 24176986 # number of writebacks 82011336Sandreas.hansson@arm.comsystem.cpu.icache.writebacks::total 24176986 # number of writebacks 82111336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::cpu.inst 24177508 # number of ReadReq MSHR misses 82211336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_misses::total 24177508 # number of ReadReq MSHR misses 82311336Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::cpu.inst 24177508 # number of demand (read+write) MSHR misses 82411336Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_misses::total 24177508 # number of demand (read+write) MSHR misses 82511336Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::cpu.inst 24177508 # number of overall MSHR misses 82611336Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_misses::total 24177508 # number of overall MSHR misses 82711138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 52309 # number of ReadReq MSHR uncacheable 82811138Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable::total 52309 # number of ReadReq MSHR uncacheable 82911138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 52309 # number of overall MSHR uncacheable misses 83011138Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_misses::total 52309 # number of overall MSHR uncacheable misses 83111336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 303422579000 # number of ReadReq MSHR miss cycles 83211336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_latency::total 303422579000 # number of ReadReq MSHR miss cycles 83311336Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::cpu.inst 303422579000 # number of demand (read+write) MSHR miss cycles 83411336Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_latency::total 303422579000 # number of demand (read+write) MSHR miss cycles 83511336Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::cpu.inst 303422579000 # number of overall MSHR miss cycles 83611336Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_latency::total 303422579000 # number of overall MSHR miss cycles 83711201Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 6746864000 # number of ReadReq MSHR uncacheable cycles 83811201Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_uncacheable_latency::total 6746864000 # number of ReadReq MSHR uncacheable cycles 83911201Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 6746864000 # number of overall MSHR uncacheable cycles 84011201Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_uncacheable_latency::total 6746864000 # number of overall MSHR uncacheable cycles 84111336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.055109 # mshr miss rate for ReadReq accesses 84211336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_mshr_miss_rate::total 0.055109 # mshr miss rate for ReadReq accesses 84311336Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.055109 # mshr miss rate for demand accesses 84411336Sandreas.hansson@arm.comsystem.cpu.icache.demand_mshr_miss_rate::total 0.055109 # mshr miss rate for demand accesses 84511336Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.055109 # mshr miss rate for overall accesses 84611336Sandreas.hansson@arm.comsystem.cpu.icache.overall_mshr_miss_rate::total 0.055109 # mshr miss rate for overall accesses 84711336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12549.787141 # average ReadReq mshr miss latency 84811336Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12549.787141 # average ReadReq mshr miss latency 84911336Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12549.787141 # average overall mshr miss latency 85011336Sandreas.hansson@arm.comsystem.cpu.icache.demand_avg_mshr_miss_latency::total 12549.787141 # average overall mshr miss latency 85111336Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12549.787141 # average overall mshr miss latency 85211336Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_miss_latency::total 12549.787141 # average overall mshr miss latency 85311201Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 128980.940182 # average ReadReq mshr uncacheable latency 85411201Sandreas.hansson@arm.comsystem.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 128980.940182 # average ReadReq mshr uncacheable latency 85511201Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 128980.940182 # average overall mshr uncacheable latency 85611201Sandreas.hansson@arm.comsystem.cpu.icache.overall_avg_mshr_uncacheable_latency::total 128980.940182 # average overall mshr uncacheable latency 85710585Sandreas.hansson@arm.comsystem.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate 85811336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.replacements 1490234 # number of replacements 85911336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tagsinuse 65213.875092 # Cycle average of tags in use 86011336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.total_refs 65897094 # Total number of references to valid blocks. 86111336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.sampled_refs 1553867 # Sample count of references to valid blocks. 86211336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.avg_refs 42.408452 # Average number of references to valid blocks. 86311201Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.warmup_cycle 36600562500 # Cycle when the warmup percentage was hit. 86411336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::writebacks 37061.912307 # Average occupied blocks per requestor 86511336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 323.258711 # Average occupied blocks per requestor 86611336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 399.460797 # Average occupied blocks per requestor 86711336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.inst 7867.228358 # Average occupied blocks per requestor 86811336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_blocks::cpu.data 19562.014919 # Average occupied blocks per requestor 86911336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::writebacks 0.565520 # Average percentage of cache occupancy 87011336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004933 # Average percentage of cache occupancy 87111336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006095 # Average percentage of cache occupancy 87211336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.inst 0.120044 # Average percentage of cache occupancy 87311336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::cpu.data 0.298493 # Average percentage of cache occupancy 87411336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_percent::total 0.995085 # Average percentage of cache occupancy 87511336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1023 237 # Occupied blocks per task id 87611336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_blocks::1024 63396 # Occupied blocks per task id 87711245Sandreas.sandberg@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id 87811336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1023::4 236 # Occupied blocks per task id 87911336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::0 50 # Occupied blocks per task id 88011336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::1 513 # Occupied blocks per task id 88111336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::2 2438 # Occupied blocks per task id 88211336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::3 5534 # Occupied blocks per task id 88311336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.age_task_id_blocks_1024::4 54861 # Occupied blocks per task id 88411336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1023 0.003616 # Percentage of cache occupancy per task id 88511336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.occ_task_id_percent::1024 0.967346 # Percentage of cache occupancy per task id 88611336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.tag_accesses 573646968 # Number of tag accesses 88711336Sandreas.hansson@arm.comsystem.cpu.l2cache.tags.data_accesses 573646968 # Number of data accesses 88811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 914477 # number of ReadReq hits 88911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::cpu.itb.walker 280144 # number of ReadReq hits 89011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_hits::total 1194621 # number of ReadReq hits 89111336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackDirty_hits::writebacks 8243774 # number of WritebackDirty hits 89211336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackDirty_hits::total 8243774 # number of WritebackDirty hits 89311336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_hits::writebacks 24173277 # number of WritebackClean hits 89411336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_hits::total 24173277 # number of WritebackClean hits 89511336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::cpu.data 10400 # number of UpgradeReq hits 89611336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_hits::total 10400 # number of UpgradeReq hits 89711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::cpu.data 1641430 # number of ReadExReq hits 89811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_hits::total 1641430 # number of ReadExReq hits 89911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::cpu.inst 24070330 # number of ReadCleanReq hits 90011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_hits::total 24070330 # number of ReadCleanReq hits 90111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::cpu.data 6918127 # number of ReadSharedReq hits 90211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_hits::total 6918127 # number of ReadSharedReq hits 90311336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_hits::cpu.data 707471 # number of InvalidateReq hits 90411336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_hits::total 707471 # number of InvalidateReq hits 90511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.dtb.walker 914477 # number of demand (read+write) hits 90611336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.itb.walker 280144 # number of demand (read+write) hits 90711336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.inst 24070330 # number of demand (read+write) hits 90811336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::cpu.data 8559557 # number of demand (read+write) hits 90911336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_hits::total 33824508 # number of demand (read+write) hits 91011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.dtb.walker 914477 # number of overall hits 91111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.itb.walker 280144 # number of overall hits 91211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.inst 24070330 # number of overall hits 91311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::cpu.data 8559557 # number of overall hits 91411336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_hits::total 33824508 # number of overall hits 91511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 5463 # number of ReadReq misses 91611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::cpu.itb.walker 4617 # number of ReadReq misses 91711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_misses::total 10080 # number of ReadReq misses 91811336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::cpu.data 37497 # number of UpgradeReq misses 91911336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_misses::total 37497 # number of UpgradeReq misses 92011167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses 92111167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses 92211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::cpu.data 619977 # number of ReadExReq misses 92311336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_misses::total 619977 # number of ReadExReq misses 92411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::cpu.inst 107175 # number of ReadCleanReq misses 92511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_misses::total 107175 # number of ReadCleanReq misses 92611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::cpu.data 314193 # number of ReadSharedReq misses 92711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_misses::total 314193 # number of ReadSharedReq misses 92811336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_misses::cpu.data 531195 # number of InvalidateReq misses 92911336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_misses::total 531195 # number of InvalidateReq misses 93011336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.dtb.walker 5463 # number of demand (read+write) misses 93111336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.itb.walker 4617 # number of demand (read+write) misses 93211336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.inst 107175 # number of demand (read+write) misses 93311336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::cpu.data 934170 # number of demand (read+write) misses 93411336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_misses::total 1051425 # number of demand (read+write) misses 93511336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.dtb.walker 5463 # number of overall misses 93611336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.itb.walker 4617 # number of overall misses 93711336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.inst 107175 # number of overall misses 93811336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::cpu.data 934170 # number of overall misses 93911336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_misses::total 1051425 # number of overall misses 94011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 750857500 # number of ReadReq miss cycles 94111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 630554000 # number of ReadReq miss cycles 94211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_latency::total 1381411500 # number of ReadReq miss cycles 94311336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 1438781000 # number of UpgradeReq miss cycles 94411336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_latency::total 1438781000 # number of UpgradeReq miss cycles 94511167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 79500 # number of SCUpgradeReq miss cycles 94611167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_miss_latency::total 79500 # number of SCUpgradeReq miss cycles 94711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::cpu.data 82239355500 # number of ReadExReq miss cycles 94811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_latency::total 82239355500 # number of ReadExReq miss cycles 94911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 14186388500 # number of ReadCleanReq miss cycles 95011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_latency::total 14186388500 # number of ReadCleanReq miss cycles 95111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 42349642500 # number of ReadSharedReq miss cycles 95211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_latency::total 42349642500 # number of ReadSharedReq miss cycles 95311336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_miss_latency::cpu.data 73756780500 # number of InvalidateReq miss cycles 95411336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_miss_latency::total 73756780500 # number of InvalidateReq miss cycles 95511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 750857500 # number of demand (read+write) miss cycles 95611336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.itb.walker 630554000 # number of demand (read+write) miss cycles 95711336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.inst 14186388500 # number of demand (read+write) miss cycles 95811336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::cpu.data 124588998000 # number of demand (read+write) miss cycles 95911336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_latency::total 140156798000 # number of demand (read+write) miss cycles 96011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 750857500 # number of overall miss cycles 96111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.itb.walker 630554000 # number of overall miss cycles 96211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.inst 14186388500 # number of overall miss cycles 96311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::cpu.data 124588998000 # number of overall miss cycles 96411336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_latency::total 140156798000 # number of overall miss cycles 96511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 919940 # number of ReadReq accesses(hits+misses) 96611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 284761 # number of ReadReq accesses(hits+misses) 96711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_accesses::total 1204701 # number of ReadReq accesses(hits+misses) 96811336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::writebacks 8243774 # number of WritebackDirty accesses(hits+misses) 96911336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackDirty_accesses::total 8243774 # number of WritebackDirty accesses(hits+misses) 97011336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_accesses::writebacks 24173277 # number of WritebackClean accesses(hits+misses) 97111336Sandreas.hansson@arm.comsystem.cpu.l2cache.WritebackClean_accesses::total 24173277 # number of WritebackClean accesses(hits+misses) 97211336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::cpu.data 47897 # number of UpgradeReq accesses(hits+misses) 97311336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_accesses::total 47897 # number of UpgradeReq accesses(hits+misses) 97411167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses) 97511167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses) 97611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::cpu.data 2261407 # number of ReadExReq accesses(hits+misses) 97711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_accesses::total 2261407 # number of ReadExReq accesses(hits+misses) 97811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 24177505 # number of ReadCleanReq accesses(hits+misses) 97911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_accesses::total 24177505 # number of ReadCleanReq accesses(hits+misses) 98011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::cpu.data 7232320 # number of ReadSharedReq accesses(hits+misses) 98111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_accesses::total 7232320 # number of ReadSharedReq accesses(hits+misses) 98211336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_accesses::cpu.data 1238666 # number of InvalidateReq accesses(hits+misses) 98311336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_accesses::total 1238666 # number of InvalidateReq accesses(hits+misses) 98411336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.dtb.walker 919940 # number of demand (read+write) accesses 98511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.itb.walker 284761 # number of demand (read+write) accesses 98611336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.inst 24177505 # number of demand (read+write) accesses 98711336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::cpu.data 9493727 # number of demand (read+write) accesses 98811336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_accesses::total 34875933 # number of demand (read+write) accesses 98911336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.dtb.walker 919940 # number of overall (read+write) accesses 99011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.itb.walker 284761 # number of overall (read+write) accesses 99111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.inst 24177505 # number of overall (read+write) accesses 99211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::cpu.data 9493727 # number of overall (read+write) accesses 99311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_accesses::total 34875933 # number of overall (read+write) accesses 99411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.005938 # miss rate for ReadReq accesses 99511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.016214 # miss rate for ReadReq accesses 99611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_miss_rate::total 0.008367 # miss rate for ReadReq accesses 99711336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.782867 # miss rate for UpgradeReq accesses 99811336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_miss_rate::total 0.782867 # miss rate for UpgradeReq accesses 99910636Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses 100010585Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses 100111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.274155 # miss rate for ReadExReq accesses 100211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_miss_rate::total 0.274155 # miss rate for ReadExReq accesses 100311336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.004433 # miss rate for ReadCleanReq accesses 100411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_miss_rate::total 0.004433 # miss rate for ReadCleanReq accesses 100511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.043443 # miss rate for ReadSharedReq accesses 100611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_miss_rate::total 0.043443 # miss rate for ReadSharedReq accesses 100711336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.428844 # miss rate for InvalidateReq accesses 100811336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_miss_rate::total 0.428844 # miss rate for InvalidateReq accesses 100911336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.005938 # miss rate for demand accesses 101011336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.016214 # miss rate for demand accesses 101111336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.inst 0.004433 # miss rate for demand accesses 101211336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::cpu.data 0.098399 # miss rate for demand accesses 101311336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_miss_rate::total 0.030148 # miss rate for demand accesses 101411336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.005938 # miss rate for overall accesses 101511336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.016214 # miss rate for overall accesses 101611336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.inst 0.004433 # miss rate for overall accesses 101711336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::cpu.data 0.098399 # miss rate for overall accesses 101811336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_miss_rate::total 0.030148 # miss rate for overall accesses 101911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 137444.169870 # average ReadReq miss latency 102011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 136572.233052 # average ReadReq miss latency 102111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_miss_latency::total 137044.791667 # average ReadReq miss latency 102211336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 38370.562978 # average UpgradeReq miss latency 102311336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_miss_latency::total 38370.562978 # average UpgradeReq miss latency 102411167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 79500 # average SCUpgradeReq miss latency 102511167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 79500 # average SCUpgradeReq miss latency 102611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 132649.042626 # average ReadExReq miss latency 102711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_miss_latency::total 132649.042626 # average ReadExReq miss latency 102811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 132366.582692 # average ReadCleanReq miss latency 102911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 132366.582692 # average ReadCleanReq miss latency 103011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 134788.625144 # average ReadSharedReq miss latency 103111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 134788.625144 # average ReadSharedReq miss latency 103211336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_avg_miss_latency::cpu.data 138850.667834 # average InvalidateReq miss latency 103311336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_avg_miss_latency::total 138850.667834 # average InvalidateReq miss latency 103411336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 137444.169870 # average overall miss latency 103511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 136572.233052 # average overall miss latency 103611336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.inst 132366.582692 # average overall miss latency 103711336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::cpu.data 133368.656668 # average overall miss latency 103811336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_miss_latency::total 133301.755237 # average overall miss latency 103911336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 137444.169870 # average overall miss latency 104011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 136572.233052 # average overall miss latency 104111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.inst 132366.582692 # average overall miss latency 104211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::cpu.data 133368.656668 # average overall miss latency 104311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_miss_latency::total 133301.755237 # average overall miss latency 104410585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked 104510585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked 104610585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked 104710585Sandreas.hansson@arm.comsystem.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked 104810585Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked 104910585Sandreas.hansson@arm.comsystem.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 105010585Sandreas.hansson@arm.comsystem.cpu.l2cache.fast_writes 0 # number of fast writes performed 105110585Sandreas.hansson@arm.comsystem.cpu.l2cache.cache_copies 0 # number of cache copies performed 105211336Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::writebacks 1259026 # number of writebacks 105311336Sandreas.hansson@arm.comsystem.cpu.l2cache.writebacks::total 1259026 # number of writebacks 105410892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 3 # number of ReadCleanReq MSHR hits 105510892Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_hits::total 3 # number of ReadCleanReq MSHR hits 105611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 21 # number of ReadSharedReq MSHR hits 105711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_hits::total 21 # number of ReadSharedReq MSHR hits 105810892Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits 105911336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits 106011336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_hits::total 24 # number of demand (read+write) MSHR hits 106110892Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits 106211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits 106311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_hits::total 24 # number of overall MSHR hits 106411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 5463 # number of ReadReq MSHR misses 106511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 4617 # number of ReadReq MSHR misses 106611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_misses::total 10080 # number of ReadReq MSHR misses 106711201Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::writebacks 3 # number of CleanEvict MSHR misses 106811201Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_misses::total 3 # number of CleanEvict MSHR misses 106911336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 37497 # number of UpgradeReq MSHR misses 107011336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_misses::total 37497 # number of UpgradeReq MSHR misses 107111167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 1 # number of SCUpgradeReq MSHR misses 107211167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses 107311336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 619977 # number of ReadExReq MSHR misses 107411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_misses::total 619977 # number of ReadExReq MSHR misses 107511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 107172 # number of ReadCleanReq MSHR misses 107611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_misses::total 107172 # number of ReadCleanReq MSHR misses 107711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 314172 # number of ReadSharedReq MSHR misses 107811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_misses::total 314172 # number of ReadSharedReq MSHR misses 107911336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 531195 # number of InvalidateReq MSHR misses 108011336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_misses::total 531195 # number of InvalidateReq MSHR misses 108111336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 5463 # number of demand (read+write) MSHR misses 108211336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 4617 # number of demand (read+write) MSHR misses 108311336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.inst 107172 # number of demand (read+write) MSHR misses 108411336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::cpu.data 934149 # number of demand (read+write) MSHR misses 108511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_misses::total 1051401 # number of demand (read+write) MSHR misses 108611336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 5463 # number of overall MSHR misses 108711336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 4617 # number of overall MSHR misses 108811336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.inst 107172 # number of overall MSHR misses 108911336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::cpu.data 934149 # number of overall MSHR misses 109011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_misses::total 1051401 # number of overall MSHR misses 109111138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 52309 # number of ReadReq MSHR uncacheable 109211138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33697 # number of ReadReq MSHR uncacheable 109311138Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable::total 86006 # number of ReadReq MSHR uncacheable 109411138Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33706 # number of WriteReq MSHR uncacheable 109511138Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_mshr_uncacheable::total 33706 # number of WriteReq MSHR uncacheable 109611138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 52309 # number of overall MSHR uncacheable misses 109711138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67403 # number of overall MSHR uncacheable misses 109811138Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_misses::total 119712 # number of overall MSHR uncacheable misses 109911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 696227500 # number of ReadReq MSHR miss cycles 110011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 584384000 # number of ReadReq MSHR miss cycles 110111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_latency::total 1280611500 # number of ReadReq MSHR miss cycles 110211336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 2550264500 # number of UpgradeReq MSHR miss cycles 110311336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 2550264500 # number of UpgradeReq MSHR miss cycles 110411167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 69500 # number of SCUpgradeReq MSHR miss cycles 110511167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 69500 # number of SCUpgradeReq MSHR miss cycles 110611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 76039573524 # number of ReadExReq MSHR miss cycles 110711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_latency::total 76039573524 # number of ReadExReq MSHR miss cycles 110811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 13114406000 # number of ReadCleanReq MSHR miss cycles 110911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 13114406000 # number of ReadCleanReq MSHR miss cycles 111011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 39205480000 # number of ReadSharedReq MSHR miss cycles 111111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 39205480000 # number of ReadSharedReq MSHR miss cycles 111211336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 68444830500 # number of InvalidateReq MSHR miss cycles 111311336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 68444830500 # number of InvalidateReq MSHR miss cycles 111411336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 696227500 # number of demand (read+write) MSHR miss cycles 111511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 584384000 # number of demand (read+write) MSHR miss cycles 111611336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 13114406000 # number of demand (read+write) MSHR miss cycles 111711336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::cpu.data 115245053524 # number of demand (read+write) MSHR miss cycles 111811336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_latency::total 129640071024 # number of demand (read+write) MSHR miss cycles 111911336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 696227500 # number of overall MSHR miss cycles 112011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 584384000 # number of overall MSHR miss cycles 112111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 13114406000 # number of overall MSHR miss cycles 112211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::cpu.data 115245053524 # number of overall MSHR miss cycles 112311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_latency::total 129640071024 # number of overall MSHR miss cycles 112411201Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 5936074000 # number of ReadReq MSHR uncacheable cycles 112511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5776017500 # number of ReadReq MSHR uncacheable cycles 112611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 11712091500 # number of ReadReq MSHR uncacheable cycles 112711336Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5819225500 # number of WriteReq MSHR uncacheable cycles 112811336Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5819225500 # number of WriteReq MSHR uncacheable cycles 112911201Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 5936074000 # number of overall MSHR uncacheable cycles 113011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 11595243000 # number of overall MSHR uncacheable cycles 113111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_uncacheable_latency::total 17531317000 # number of overall MSHR uncacheable cycles 113211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.005938 # mshr miss rate for ReadReq accesses 113311336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.016214 # mshr miss rate for ReadReq accesses 113411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.008367 # mshr miss rate for ReadReq accesses 113510892Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses 113610892Sandreas.hansson@arm.comsystem.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses 113711336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.782867 # mshr miss rate for UpgradeReq accesses 113811336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.782867 # mshr miss rate for UpgradeReq accesses 113910636Snilay@cs.wisc.edusystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for SCUpgradeReq accesses 114010585Sandreas.hansson@arm.comsystem.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses 114111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.274155 # mshr miss rate for ReadExReq accesses 114211336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.274155 # mshr miss rate for ReadExReq accesses 114311336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.004433 # mshr miss rate for ReadCleanReq accesses 114411336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.004433 # mshr miss rate for ReadCleanReq accesses 114511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.043440 # mshr miss rate for ReadSharedReq accesses 114611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.043440 # mshr miss rate for ReadSharedReq accesses 114711336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.428844 # mshr miss rate for InvalidateReq accesses 114811336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.428844 # mshr miss rate for InvalidateReq accesses 114911336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.005938 # mshr miss rate for demand accesses 115011336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.016214 # mshr miss rate for demand accesses 115111336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.004433 # mshr miss rate for demand accesses 115211336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.098396 # mshr miss rate for demand accesses 115311336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_mshr_miss_rate::total 0.030147 # mshr miss rate for demand accesses 115411336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.005938 # mshr miss rate for overall accesses 115511336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.016214 # mshr miss rate for overall accesses 115611336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.004433 # mshr miss rate for overall accesses 115711336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.098396 # mshr miss rate for overall accesses 115811336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_mshr_miss_rate::total 0.030147 # mshr miss rate for overall accesses 115911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 127444.169870 # average ReadReq mshr miss latency 116011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 126572.233052 # average ReadReq mshr miss latency 116111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 127044.791667 # average ReadReq mshr miss latency 116211336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 68012.494333 # average UpgradeReq mshr miss latency 116311336Sandreas.hansson@arm.comsystem.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 68012.494333 # average UpgradeReq mshr miss latency 116411167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 69500 # average SCUpgradeReq mshr miss latency 116511167Sjthestness@gmail.comsystem.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 69500 # average SCUpgradeReq mshr miss latency 116611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 122649.023309 # average ReadExReq mshr miss latency 116711336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 122649.023309 # average ReadExReq mshr miss latency 116811336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 122367.838615 # average ReadCleanReq mshr miss latency 116911336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 122367.838615 # average ReadCleanReq mshr miss latency 117011336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 124789.860331 # average ReadSharedReq mshr miss latency 117111336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 124789.860331 # average ReadSharedReq mshr miss latency 117211336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 128850.667834 # average InvalidateReq mshr miss latency 117311336Sandreas.hansson@arm.comsystem.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 128850.667834 # average InvalidateReq mshr miss latency 117411336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 127444.169870 # average overall mshr miss latency 117511336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 126572.233052 # average overall mshr miss latency 117611336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 122367.838615 # average overall mshr miss latency 117711336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 123369.027344 # average overall mshr miss latency 117811336Sandreas.hansson@arm.comsystem.cpu.l2cache.demand_avg_mshr_miss_latency::total 123302.213926 # average overall mshr miss latency 117911336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 127444.169870 # average overall mshr miss latency 118011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 126572.233052 # average overall mshr miss latency 118111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 122367.838615 # average overall mshr miss latency 118211336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 123369.027344 # average overall mshr miss latency 118311336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_miss_latency::total 123302.213926 # average overall mshr miss latency 118411201Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 113480.930624 # average ReadReq mshr uncacheable latency 118511336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 171410.437131 # average ReadReq mshr uncacheable latency 118611336Sandreas.hansson@arm.comsystem.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 136177.609702 # average ReadReq mshr uncacheable latency 118711336Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data 172646.576277 # average WriteReq mshr uncacheable latency 118811336Sandreas.hansson@arm.comsystem.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total 172646.576277 # average WriteReq mshr uncacheable latency 118911201Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 113480.930624 # average overall mshr uncacheable latency 119011336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 172028.589232 # average overall mshr uncacheable latency 119111336Sandreas.hansson@arm.comsystem.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 146445.778201 # average overall mshr uncacheable latency 119210585Sandreas.hansson@arm.comsystem.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate 119311336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_requests 70561172 # Total number of requests made to the snoop filter. 119411336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_requests 35651281 # Number of requests hitting in the snoop filter with a single holder of the requested data. 119511336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_requests 4392 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. 119611336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.tot_snoops 2272 # Total number of snoops made to the snoop filter. 119711336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_single_snoops 2272 # Number of snoops hitting in the snoop filter with a single holder of the requested data. 119811138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. 119911336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadReq 1729330 # Transaction distribution 120011336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadResp 33139930 # Transaction distribution 120111138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WriteReq 33706 # Transaction distribution 120211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WriteResp 33706 # Transaction distribution 120311336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackDirty 9609467 # Transaction distribution 120411336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::WritebackClean 24176986 # Transaction distribution 120511336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::CleanEvict 2728127 # Transaction distribution 120611336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeReq 47900 # Transaction distribution 120711167Sjthestness@gmail.comsystem.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution 120811336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::UpgradeResp 47901 # Transaction distribution 120911336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExReq 2261407 # Transaction distribution 121011336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadExResp 2261407 # Transaction distribution 121111336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadCleanReq 24177508 # Transaction distribution 121211336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::ReadSharedReq 7241194 # Transaction distribution 121311336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::InvalidateReq 1345330 # Transaction distribution 121411336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.trans_dist::InvalidateResp 1238666 # Transaction distribution 121511336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 72636616 # Packet count per connected master and slave (bytes) 121611336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 32428005 # Packet count per connected master and slave (bytes) 121711336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 687897 # Packet count per connected master and slave (bytes) 121811336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 2160128 # Packet count per connected master and slave (bytes) 121911336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_count::total 107912646 # Packet count per connected master and slave (bytes) 122011336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 3098035136 # Cumulative packet size per connected master and slave (bytes) 122111336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1135439954 # Cumulative packet size per connected master and slave (bytes) 122211336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2278088 # Cumulative packet size per connected master and slave (bytes) 122311336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 7359520 # Cumulative packet size per connected master and slave (bytes) 122411336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.pkt_size::total 4243112698 # Cumulative packet size per connected master and slave (bytes) 122511336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoops 2160696 # Total snoops (count) 122611336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::samples 38442129 # Request fanout histogram 122711336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::mean 0.018241 # Request fanout histogram 122811336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::stdev 0.133822 # Request fanout histogram 122910585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 123011336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::0 37740909 98.18% 98.18% # Request fanout histogram 123111336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::1 701220 1.82% 100.00% # Request fanout histogram 123211138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 123310585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 123411138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram 123511138Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram 123611336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoop_fanout::total 38442129 # Request fanout histogram 123711336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.occupancy 68252447493 # Layer occupancy (ticks) 123810585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%) 123911336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoopLayer0.occupancy 1464392 # Layer occupancy (ticks) 124010585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%) 124111336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.occupancy 36351871671 # Layer occupancy (ticks) 124210585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%) 124311336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.occupancy 14935181922 # Layer occupancy (ticks) 124410585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%) 124511336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer2.occupancy 403175920 # Layer occupancy (ticks) 124610585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%) 124711336Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer3.occupancy 1240232910 # Layer occupancy (ticks) 124810585Sandreas.hansson@arm.comsystem.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%) 124911336Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadReq 40322 # Transaction distribution 125011336Sandreas.hansson@arm.comsystem.iobus.trans_dist::ReadResp 40322 # Transaction distribution 125110726Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteReq 136571 # Transaction distribution 125210892Sandreas.hansson@arm.comsystem.iobus.trans_dist::WriteResp 136571 # Transaction distribution 125310726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes) 125410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes) 125511245Sandreas.sandberg@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes) 125610585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes) 125710585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes) 125810585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes) 125910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes) 126010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes) 126110585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes) 126210585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes) 126310585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes) 126410585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes) 126510585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes) 126610726Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes) 126711336Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231002 # Packet count per connected master and slave (bytes) 126811336Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ide.dma::total 231002 # Packet count per connected master and slave (bytes) 126910585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes) 127010585Sandreas.hansson@arm.comsystem.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes) 127111336Sandreas.hansson@arm.comsystem.iobus.pkt_count::total 353786 # Packet count per connected master and slave (bytes) 127210726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes) 127310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes) 127411245Sandreas.sandberg@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes) 127510585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes) 127610585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes) 127710585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes) 127810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 127910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 128010585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 128110585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes) 128210585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes) 128310585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes) 128410585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes) 128510726Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes) 128611336Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334440 # Cumulative packet size per connected master and slave (bytes) 128711336Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ide.dma::total 7334440 # Cumulative packet size per connected master and slave (bytes) 128810585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes) 128910585Sandreas.hansson@arm.comsystem.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes) 129011336Sandreas.hansson@arm.comsystem.iobus.pkt_size::total 7492360 # Cumulative packet size per connected master and slave (bytes) 129111336Sandreas.hansson@arm.comsystem.iobus.reqLayer0.occupancy 42165000 # Layer occupancy (ticks) 129210585Sandreas.hansson@arm.comsystem.iobus.reqLayer0.utilization 0.0 # Layer utilization (%) 129311201Sandreas.hansson@arm.comsystem.iobus.reqLayer1.occupancy 10500 # Layer occupancy (ticks) 129410585Sandreas.hansson@arm.comsystem.iobus.reqLayer1.utilization 0.0 # Layer utilization (%) 129511245Sandreas.sandberg@arm.comsystem.iobus.reqLayer2.occupancy 332500 # Layer occupancy (ticks) 129610585Sandreas.hansson@arm.comsystem.iobus.reqLayer2.utilization 0.0 # Layer utilization (%) 129711245Sandreas.sandberg@arm.comsystem.iobus.reqLayer3.occupancy 9500 # Layer occupancy (ticks) 129810585Sandreas.hansson@arm.comsystem.iobus.reqLayer3.utilization 0.0 # Layer utilization (%) 129911245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.occupancy 11000 # Layer occupancy (ticks) 130011245Sandreas.sandberg@arm.comsystem.iobus.reqLayer4.utilization 0.0 # Layer utilization (%) 130111201Sandreas.hansson@arm.comsystem.iobus.reqLayer10.occupancy 9500 # Layer occupancy (ticks) 130210585Sandreas.hansson@arm.comsystem.iobus.reqLayer10.utilization 0.0 # Layer utilization (%) 130311201Sandreas.hansson@arm.comsystem.iobus.reqLayer13.occupancy 10500 # Layer occupancy (ticks) 130410585Sandreas.hansson@arm.comsystem.iobus.reqLayer13.utilization 0.0 # Layer utilization (%) 130511201Sandreas.hansson@arm.comsystem.iobus.reqLayer14.occupancy 9500 # Layer occupancy (ticks) 130610585Sandreas.hansson@arm.comsystem.iobus.reqLayer14.utilization 0.0 # Layer utilization (%) 130711201Sandreas.hansson@arm.comsystem.iobus.reqLayer15.occupancy 9500 # Layer occupancy (ticks) 130810585Sandreas.hansson@arm.comsystem.iobus.reqLayer15.utilization 0.0 # Layer utilization (%) 130911201Sandreas.hansson@arm.comsystem.iobus.reqLayer16.occupancy 16000 # Layer occupancy (ticks) 131010585Sandreas.hansson@arm.comsystem.iobus.reqLayer16.utilization 0.0 # Layer utilization (%) 131111201Sandreas.hansson@arm.comsystem.iobus.reqLayer17.occupancy 9500 # Layer occupancy (ticks) 131210585Sandreas.hansson@arm.comsystem.iobus.reqLayer17.utilization 0.0 # Layer utilization (%) 131311336Sandreas.hansson@arm.comsystem.iobus.reqLayer23.occupancy 25683500 # Layer occupancy (ticks) 131410585Sandreas.hansson@arm.comsystem.iobus.reqLayer23.utilization 0.0 # Layer utilization (%) 131511336Sandreas.hansson@arm.comsystem.iobus.reqLayer24.occupancy 34144500 # Layer occupancy (ticks) 131610585Sandreas.hansson@arm.comsystem.iobus.reqLayer24.utilization 0.0 # Layer utilization (%) 131711336Sandreas.hansson@arm.comsystem.iobus.reqLayer25.occupancy 567247076 # Layer occupancy (ticks) 131810585Sandreas.hansson@arm.comsystem.iobus.reqLayer25.utilization 0.0 # Layer utilization (%) 131910726Sandreas.hansson@arm.comsystem.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks) 132010585Sandreas.hansson@arm.comsystem.iobus.respLayer0.utilization 0.0 # Layer utilization (%) 132111336Sandreas.hansson@arm.comsystem.iobus.respLayer3.occupancy 147762000 # Layer occupancy (ticks) 132210585Sandreas.hansson@arm.comsystem.iobus.respLayer3.utilization 0.0 # Layer utilization (%) 132310892Sandreas.hansson@arm.comsystem.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks) 132410585Sandreas.hansson@arm.comsystem.iobus.respLayer4.utilization 0.0 # Layer utilization (%) 132511336Sandreas.hansson@arm.comsystem.iocache.tags.replacements 115483 # number of replacements 132611336Sandreas.hansson@arm.comsystem.iocache.tags.tagsinuse 10.440004 # Cycle average of tags in use 132710585Sandreas.hansson@arm.comsystem.iocache.tags.total_refs 3 # Total number of references to valid blocks. 132811336Sandreas.hansson@arm.comsystem.iocache.tags.sampled_refs 115499 # Sample count of references to valid blocks. 132910585Sandreas.hansson@arm.comsystem.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks. 133011336Sandreas.hansson@arm.comsystem.iocache.tags.warmup_cycle 13160148727000 # Cycle when the warmup percentage was hit. 133111336Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ethernet 3.520843 # Average occupied blocks per requestor 133211336Sandreas.hansson@arm.comsystem.iocache.tags.occ_blocks::realview.ide 6.919161 # Average occupied blocks per requestor 133311167Sjthestness@gmail.comsystem.iocache.tags.occ_percent::realview.ethernet 0.220053 # Average percentage of cache occupancy 133411336Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::realview.ide 0.432448 # Average percentage of cache occupancy 133511336Sandreas.hansson@arm.comsystem.iocache.tags.occ_percent::total 0.652500 # Average percentage of cache occupancy 133610585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id 133710585Sandreas.hansson@arm.comsystem.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id 133810585Sandreas.hansson@arm.comsystem.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id 133911336Sandreas.hansson@arm.comsystem.iocache.tags.tag_accesses 1039866 # Number of tag accesses 134011336Sandreas.hansson@arm.comsystem.iocache.tags.data_accesses 1039866 # Number of data accesses 134110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses 134211336Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::realview.ide 8837 # number of ReadReq misses 134311336Sandreas.hansson@arm.comsystem.iocache.ReadReq_misses::total 8874 # number of ReadReq misses 134410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses 134510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_misses::total 3 # number of WriteReq misses 134610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses 134710892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses 134810585Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses 134911336Sandreas.hansson@arm.comsystem.iocache.demand_misses::realview.ide 8837 # number of demand (read+write) misses 135011336Sandreas.hansson@arm.comsystem.iocache.demand_misses::total 8877 # number of demand (read+write) misses 135110585Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ethernet 40 # number of overall misses 135211336Sandreas.hansson@arm.comsystem.iocache.overall_misses::realview.ide 8837 # number of overall misses 135311336Sandreas.hansson@arm.comsystem.iocache.overall_misses::total 8877 # number of overall misses 135411245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_miss_latency::realview.ethernet 5069500 # number of ReadReq miss cycles 135511336Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::realview.ide 1647976559 # number of ReadReq miss cycles 135611336Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_latency::total 1653046059 # number of ReadReq miss cycles 135710892Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles 135810892Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles 135911336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_latency::realview.ide 13408898017 # number of WriteLineReq miss cycles 136011336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_latency::total 13408898017 # number of WriteLineReq miss cycles 136111245Sandreas.sandberg@arm.comsystem.iocache.demand_miss_latency::realview.ethernet 5420500 # number of demand (read+write) miss cycles 136211336Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::realview.ide 1647976559 # number of demand (read+write) miss cycles 136311336Sandreas.hansson@arm.comsystem.iocache.demand_miss_latency::total 1653397059 # number of demand (read+write) miss cycles 136411245Sandreas.sandberg@arm.comsystem.iocache.overall_miss_latency::realview.ethernet 5420500 # number of overall miss cycles 136511336Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::realview.ide 1647976559 # number of overall miss cycles 136611336Sandreas.hansson@arm.comsystem.iocache.overall_miss_latency::total 1653397059 # number of overall miss cycles 136710585Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses) 136811336Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::realview.ide 8837 # number of ReadReq accesses(hits+misses) 136911336Sandreas.hansson@arm.comsystem.iocache.ReadReq_accesses::total 8874 # number of ReadReq accesses(hits+misses) 137010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses) 137110585Sandreas.hansson@arm.comsystem.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses) 137210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses) 137310892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses) 137410585Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses 137511336Sandreas.hansson@arm.comsystem.iocache.demand_accesses::realview.ide 8837 # number of demand (read+write) accesses 137611336Sandreas.hansson@arm.comsystem.iocache.demand_accesses::total 8877 # number of demand (read+write) accesses 137710585Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses 137811336Sandreas.hansson@arm.comsystem.iocache.overall_accesses::realview.ide 8837 # number of overall (read+write) accesses 137911336Sandreas.hansson@arm.comsystem.iocache.overall_accesses::total 8877 # number of overall (read+write) accesses 138010585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses 138110585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses 138210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses 138310585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses 138410585Sandreas.hansson@arm.comsystem.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses 138510892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses 138610892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses 138710585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses 138810585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses 138910585Sandreas.hansson@arm.comsystem.iocache.demand_miss_rate::total 1 # miss rate for demand accesses 139010585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses 139110585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses 139210585Sandreas.hansson@arm.comsystem.iocache.overall_miss_rate::total 1 # miss rate for overall accesses 139311245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ethernet 137013.513514 # average ReadReq miss latency 139411336Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::realview.ide 186485.974765 # average ReadReq miss latency 139511336Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_miss_latency::total 186279.700135 # average ReadReq miss latency 139610892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency 139710892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency 139811336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::realview.ide 125711.561698 # average WriteLineReq miss latency 139911336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_miss_latency::total 125711.561698 # average WriteLineReq miss latency 140011245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_miss_latency::realview.ethernet 135512.500000 # average overall miss latency 140111336Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::realview.ide 186485.974765 # average overall miss latency 140211336Sandreas.hansson@arm.comsystem.iocache.demand_avg_miss_latency::total 186256.286921 # average overall miss latency 140311245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_miss_latency::realview.ethernet 135512.500000 # average overall miss latency 140411336Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::realview.ide 186485.974765 # average overall miss latency 140511336Sandreas.hansson@arm.comsystem.iocache.overall_avg_miss_latency::total 186256.286921 # average overall miss latency 140611336Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_mshrs 33362 # number of cycles access was blocked 140710585Sandreas.hansson@arm.comsystem.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked 140811336Sandreas.hansson@arm.comsystem.iocache.blocked::no_mshrs 3432 # number of cycles access was blocked 140910585Sandreas.hansson@arm.comsystem.iocache.blocked::no_targets 0 # number of cycles access was blocked 141011336Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_mshrs 9.720862 # average number of cycles each access was blocked 141110585Sandreas.hansson@arm.comsystem.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked 141210585Sandreas.hansson@arm.comsystem.iocache.fast_writes 0 # number of fast writes performed 141310585Sandreas.hansson@arm.comsystem.iocache.cache_copies 0 # number of cache copies performed 141410726Sandreas.hansson@arm.comsystem.iocache.writebacks::writebacks 106631 # number of writebacks 141510726Sandreas.hansson@arm.comsystem.iocache.writebacks::total 106631 # number of writebacks 141610585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses 141711336Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::realview.ide 8837 # number of ReadReq MSHR misses 141811336Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_misses::total 8874 # number of ReadReq MSHR misses 141910585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses 142010585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses 142110892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses 142210892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses 142310585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses 142411336Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::realview.ide 8837 # number of demand (read+write) MSHR misses 142511336Sandreas.hansson@arm.comsystem.iocache.demand_mshr_misses::total 8877 # number of demand (read+write) MSHR misses 142610585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses 142711336Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::realview.ide 8837 # number of overall MSHR misses 142811336Sandreas.hansson@arm.comsystem.iocache.overall_mshr_misses::total 8877 # number of overall MSHR misses 142911245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3219500 # number of ReadReq MSHR miss cycles 143011336Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::realview.ide 1206126559 # number of ReadReq MSHR miss cycles 143111336Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_latency::total 1209346059 # number of ReadReq MSHR miss cycles 143210892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles 143310892Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles 143411336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8070540171 # number of WriteLineReq MSHR miss cycles 143511336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_latency::total 8070540171 # number of WriteLineReq MSHR miss cycles 143611245Sandreas.sandberg@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ethernet 3420500 # number of demand (read+write) MSHR miss cycles 143711336Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::realview.ide 1206126559 # number of demand (read+write) MSHR miss cycles 143811336Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_latency::total 1209547059 # number of demand (read+write) MSHR miss cycles 143911245Sandreas.sandberg@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ethernet 3420500 # number of overall MSHR miss cycles 144011336Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::realview.ide 1206126559 # number of overall MSHR miss cycles 144111336Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_latency::total 1209547059 # number of overall MSHR miss cycles 144210585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses 144310585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses 144410585Sandreas.hansson@arm.comsystem.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses 144510585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses 144610585Sandreas.hansson@arm.comsystem.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses 144710892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses 144810892Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses 144910585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses 145010585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses 145110585Sandreas.hansson@arm.comsystem.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses 145210585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses 145310585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses 145410585Sandreas.hansson@arm.comsystem.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses 145511245Sandreas.sandberg@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87013.513514 # average ReadReq mshr miss latency 145611336Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 136485.974765 # average ReadReq mshr miss latency 145711336Sandreas.hansson@arm.comsystem.iocache.ReadReq_avg_mshr_miss_latency::total 136279.700135 # average ReadReq mshr miss latency 145810892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency 145910892Sandreas.hansson@arm.comsystem.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency 146011336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75663.205683 # average WriteLineReq mshr miss latency 146111336Sandreas.hansson@arm.comsystem.iocache.WriteLineReq_avg_mshr_miss_latency::total 75663.205683 # average WriteLineReq mshr miss latency 146211245Sandreas.sandberg@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85512.500000 # average overall mshr miss latency 146311336Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::realview.ide 136485.974765 # average overall mshr miss latency 146411336Sandreas.hansson@arm.comsystem.iocache.demand_avg_mshr_miss_latency::total 136256.286921 # average overall mshr miss latency 146511245Sandreas.sandberg@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85512.500000 # average overall mshr miss latency 146611336Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::realview.ide 136485.974765 # average overall mshr miss latency 146711336Sandreas.hansson@arm.comsystem.iocache.overall_avg_mshr_miss_latency::total 136256.286921 # average overall mshr miss latency 146810585Sandreas.hansson@arm.comsystem.iocache.no_allocate_misses 0 # Number of misses that were no-allocate 146911138Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadReq 86006 # Transaction distribution 147011336Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadResp 526304 # Transaction distribution 147111138Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteReq 33706 # Transaction distribution 147211138Sandreas.hansson@arm.comsystem.membus.trans_dist::WriteResp 33706 # Transaction distribution 147311336Sandreas.hansson@arm.comsystem.membus.trans_dist::WritebackDirty 1365657 # Transaction distribution 147411336Sandreas.hansson@arm.comsystem.membus.trans_dist::CleanEvict 238956 # Transaction distribution 147511336Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeReq 38308 # Transaction distribution 147611167Sjthestness@gmail.comsystem.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution 147711336Sandreas.hansson@arm.comsystem.membus.trans_dist::UpgradeResp 7 # Transaction distribution 147811336Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExReq 1150364 # Transaction distribution 147911336Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadExResp 1150364 # Transaction distribution 148011336Sandreas.hansson@arm.comsystem.membus.trans_dist::ReadSharedReq 440298 # Transaction distribution 148110892Sandreas.hansson@arm.comsystem.membus.trans_dist::InvalidateReq 106664 # Transaction distribution 148210726Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes) 148310515SAli.Saidi@ARM.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 32 # Packet count per connected master and slave (bytes) 148411138Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6916 # Packet count per connected master and slave (bytes) 148511336Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4800126 # Packet count per connected master and slave (bytes) 148611336Sandreas.hansson@arm.comsystem.membus.pkt_count_system.cpu.l2cache.mem_side::total 4929778 # Packet count per connected master and slave (bytes) 148711336Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237399 # Packet count per connected master and slave (bytes) 148811336Sandreas.hansson@arm.comsystem.membus.pkt_count_system.iocache.mem_side::total 237399 # Packet count per connected master and slave (bytes) 148911336Sandreas.hansson@arm.comsystem.membus.pkt_count::total 5167177 # Packet count per connected master and slave (bytes) 149010726Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes) 149110515SAli.Saidi@ARM.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 740 # Cumulative packet size per connected master and slave (bytes) 149211138Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13832 # Cumulative packet size per connected master and slave (bytes) 149311336Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 185137772 # Cumulative packet size per connected master and slave (bytes) 149411336Sandreas.hansson@arm.comsystem.membus.pkt_size_system.cpu.l2cache.mem_side::total 185308178 # Cumulative packet size per connected master and slave (bytes) 149511336Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7232384 # Cumulative packet size per connected master and slave (bytes) 149611336Sandreas.hansson@arm.comsystem.membus.pkt_size_system.iocache.mem_side::total 7232384 # Cumulative packet size per connected master and slave (bytes) 149711336Sandreas.hansson@arm.comsystem.membus.pkt_size::total 192540562 # Cumulative packet size per connected master and slave (bytes) 149811336Sandreas.hansson@arm.comsystem.membus.snoops 3164 # Total snoops (count) 149911336Sandreas.hansson@arm.comsystem.membus.snoop_fanout::samples 3459998 # Request fanout histogram 150010515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::mean 1 # Request fanout histogram 150110515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::stdev 0 # Request fanout histogram 150210515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram 150310515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram 150411336Sandreas.hansson@arm.comsystem.membus.snoop_fanout::1 3459998 100.00% 100.00% # Request fanout histogram 150510515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram 150610515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram 150710515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::min_value 1 # Request fanout histogram 150810515SAli.Saidi@ARM.comsystem.membus.snoop_fanout::max_value 1 # Request fanout histogram 150911336Sandreas.hansson@arm.comsystem.membus.snoop_fanout::total 3459998 # Request fanout histogram 151011336Sandreas.hansson@arm.comsystem.membus.reqLayer0.occupancy 102421000 # Layer occupancy (ticks) 151110515SAli.Saidi@ARM.comsystem.membus.reqLayer0.utilization 0.0 # Layer utilization (%) 151210726Sandreas.hansson@arm.comsystem.membus.reqLayer1.occupancy 19828 # Layer occupancy (ticks) 151310515SAli.Saidi@ARM.comsystem.membus.reqLayer1.utilization 0.0 # Layer utilization (%) 151411336Sandreas.hansson@arm.comsystem.membus.reqLayer2.occupancy 5498500 # Layer occupancy (ticks) 151510515SAli.Saidi@ARM.comsystem.membus.reqLayer2.utilization 0.0 # Layer utilization (%) 151611336Sandreas.hansson@arm.comsystem.membus.reqLayer5.occupancy 9252697708 # Layer occupancy (ticks) 151710515SAli.Saidi@ARM.comsystem.membus.reqLayer5.utilization 0.0 # Layer utilization (%) 151811336Sandreas.hansson@arm.comsystem.membus.respLayer2.occupancy 8691723530 # Layer occupancy (ticks) 151910515SAli.Saidi@ARM.comsystem.membus.respLayer2.utilization 0.0 # Layer utilization (%) 152011336Sandreas.hansson@arm.comsystem.membus.respLayer3.occupancy 44915426 # Layer occupancy (ticks) 152110515SAli.Saidi@ARM.comsystem.membus.respLayer3.utilization 0.0 # Layer utilization (%) 152211239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks 152311239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks 152411239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks 152511239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks 152611239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_smb.clock 20000 # Clock period in ticks 152711239Sandreas.sandberg@arm.comsystem.realview.dcc.osc_sys.clock 16667 # Clock period in ticks 152810515SAli.Saidi@ARM.comsystem.realview.ethernet.txBytes 966 # Bytes Transmitted 152910515SAli.Saidi@ARM.comsystem.realview.ethernet.txPackets 3 # Number of Packets Transmitted 153010515SAli.Saidi@ARM.comsystem.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device 153110515SAli.Saidi@ARM.comsystem.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device 153210515SAli.Saidi@ARM.comsystem.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device 153310515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA 153410515SAli.Saidi@ARM.comsystem.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA 153510515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA 153610515SAli.Saidi@ARM.comsystem.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA 153711138Sandreas.hansson@arm.comsystem.realview.ethernet.totBandwidth 150 # Total Bandwidth (bits/s) 153810515SAli.Saidi@ARM.comsystem.realview.ethernet.totPackets 3 # Total Packets 153910515SAli.Saidi@ARM.comsystem.realview.ethernet.totBytes 966 # Total Bytes 154010515SAli.Saidi@ARM.comsystem.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s) 154111138Sandreas.hansson@arm.comsystem.realview.ethernet.txBandwidth 150 # Transmit Bandwidth (bits/s) 154210515SAli.Saidi@ARM.comsystem.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s) 154310515SAli.Saidi@ARM.comsystem.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU 154410515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post 154510515SAli.Saidi@ARM.comsystem.realview.ethernet.totalSwi 0 # total number of Swi written to ISR 154610515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU 154710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post 154810515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR 154910515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU 155010515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post 155110515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR 155210515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU 155310515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post 155410515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR 155510515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU 155610515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post 155710515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR 155810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU 155910515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post 156010515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR 156110515SAli.Saidi@ARM.comsystem.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU 156210515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post 156310515SAli.Saidi@ARM.comsystem.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR 156410515SAli.Saidi@ARM.comsystem.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU 156510515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post 156610515SAli.Saidi@ARM.comsystem.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR 156710515SAli.Saidi@ARM.comsystem.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post 156810515SAli.Saidi@ARM.comsystem.realview.ethernet.postedInterrupts 13 # number of posts to CPU 156910515SAli.Saidi@ARM.comsystem.realview.ethernet.droppedPackets 0 # number of packets dropped 157011239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks 157111239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks 157211239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks 157311239Sandreas.sandberg@arm.comsystem.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks 157410515SAli.Saidi@ARM.com 157510515SAli.Saidi@ARM.com---------- End Simulation Statistics ---------- 1576