#
11860:67dee11badea |
|
19-Feb-2017 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Get all stats updated to reflect current behaviour
Line everything up again.
|
#
11754:c209cb86278a |
|
05-Dec-2016 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect cache changes
|
#
11687:b3d5f0e9e258 |
|
19-Oct-2016 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect recent changes to floats
Mostly just splitting out the floats ops and corresponding reads/writes.
|
#
11680:b4d943429dc6 |
|
13-Oct-2016 |
Curtis Dunham <Curtis.Dunham@arm.com> |
stats: update references
|
#
11606:6b749761c398 |
|
12-Aug-2016 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Update to match classic memory changes
|
#
11570:4aac82f10951 |
|
21-Jul-2016 |
Curtis Dunham <Curtis.Dunham@arm.com> |
stats: update references
|
#
11547:dd6dfd38b6c2 |
|
21-Jun-2016 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Update stats to reflect ARM changes
|
#
11530:6e143fd2cabf |
|
06-Jun-2016 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Add power stats to test references
Change-Id: Ic827213134b199446822f128b81d4a480e777fee
|
#
11502:e273e86a873d |
|
31-May-2016 |
Curtis Dunham <Curtis.Dunham@arm.com> |
stats: update for snoop filter tweak
|
#
11456:c0fb4435b80f |
|
21-Apr-2016 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect cache changes
Removed unused stats, now counting WriteLineReq, and changed how uncacheable writes are handled while responses are outstanding.
|
#
11441:0edcf757b6a2 |
|
09-Apr-2016 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Match current behaviour
Small changes to the branch predictor and BTB caused stats changes throughout.
|
#
11353:31c5786945b4 |
|
24-Feb-2016 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect forwarding of InvalidateReq
|
#
11336:b318499f676c |
|
10-Feb-2016 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect changes to cache and crossbar
|
#
11245:1c5102c0a7a9 |
|
04-Dec-2015 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Update to reflect changes to PCI handling
|
#
11239:3be64e1f80ed |
|
03-Dec-2015 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Update to reflect changes to RealView platform code
|
#
11201:b1bd4afb6b16 |
|
06-Nov-2015 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to match cache changes
|
#
11167:207d6f2f1d53 |
|
10-Oct-2015 |
Joel Hestness <jthestness@gmail.com> |
stats: Update for UDelayEvent quiesce change
|
#
11138:a611a23c8cc2 |
|
25-Sep-2015 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect snoop-filter changes
|
#
11103:38f6188421e0 |
|
15-Sep-2015 |
Nilay Vaish <nilay@cs.wisc.edu> |
stats: updates due to recent changesets including d0934b57735a
|
#
11014:863d314f6356 |
|
07-Aug-2015 |
Andreas Sandberg <andreas.sandberg@arm.com> |
stats: Update ARM stats to include programmable oscillators
|
#
10892:bd37e25fb3b7 |
|
03-Jul-2015 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats for cache, crossbar and DRAM changes
This update includes the changes to whole-line writes, the refinement of Read to ReadClean and ReadShared, the introduction of CleanEvict for snoop-filter tracking, and updates to the DRAM command scheduler for bank-group-aware scheduling.
Needless to say, almost every regression is affected.
|
#
10852:5b58b4cccfd7 |
|
26-May-2015 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update MinorCPU regressions after accounting fix
|
#
10827:7f5467f2f8b8 |
|
05-May-2015 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect cache changes
|
#
10753:48a72150f82c |
|
19-Mar-2015 |
Steve Reinhardt <stever@gmail.com> |
stats: update Minor stats due to PF bug fix
A recent changeset of mine (http://repo.gem5.org/gem5/rev/4cfe55719da5) inadvertently fixed a bug in the Minor CPU model which caused it to treat software prefetches as regular loads. Prior to this changeset, Minor did an ad-hoc generation of memory commands that left out the PF check; because it now uses the common code that the other CPU models use, it generates prefetches properly. These stat changes reflect the fact that the Minor model now issues SoftPFReqs.
|
#
10726:8a20e2a1562d |
|
02-Mar-2015 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Update stats to reflect cache and interconnect changes
This is a bulk update of stats to match the changes to cache timing, interconnect timing, and a few minor changes to the o3 CPU.
|
#
10636:9ac724889705 |
|
04-Jan-2015 |
Nilay Vaish <nilay@cs.wisc.edu> |
stats: changes due to recent changesets.
|
#
10628:c9b7e0c69f88 |
|
23-Dec-2014 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Bump stats for decoder, TLB, prefetcher and DRAM changes
Changes due to speculative execution of an unaligned PC, introduction of TLB stats, changes and re-work of the prefetcher, and the introduction of rank-wise refresh in the DRAM controller.
|
#
10585:1c9d5d9417b3 |
|
02-Dec-2014 |
Andreas Hansson <andreas.hansson@arm.com> |
stats: Bump stats for fixes, mostly TLB and WriteInvalidate
|
#
10515:bd7c2aa12122 |
|
30-Oct-2014 |
Ali Saidi <Ali.Saidi@ARM.com> |
arm, tests: Add 64-bit ARM regression tests
|