Searched refs:MAX (Results 1 - 10 of 10) sorted by relevance
/gem5/ext/mcpat/cacti/ |
H A D | cacti_interface.cc | 81 access_time = MAX(tag_arr->access_time, data_arr->access_time); 93 access_time = MAX(tag_arr->access_time + data_arr->delay_senseamp_mux_decoder, 115 cache_ht = MAX(tag_array2->height, data_array2->height); 138 cycle_time = MAX(tag_array2->cycle_time,
|
H A D | component.cc | 126 gate.w = MAX(total_ndiff_w, total_pdiff_w); 191 num_gates = MAX(num_gates, num_gates_min); 198 w_n[i] = MAX(w_n[i], g_tp.min_w_nmos_); 206 num_gates = MAX(num_gates, num_gates_min); 214 w_n[i] = MAX(w_n[i+1] / f, g_tp.min_w_nmos_);
|
H A D | uca.cc | 151 MAX(MAX(max_delay_before_row_decoder + delay_inside_mat, // row_path 153 MAX(delay_array_to_sa_mux_lev_1_decoder, // sa_mux_lev_1_path 174 double cas_latency = MAX(delay_array_to_sa_mux_lev_1_decoder, delay_array_to_sa_mux_lev_2_decoder) + 188 temp = MAX(temp, bank.mat.r_predec->delay); 189 temp = MAX(temp, bank.mat.b_mux_predec->delay); 190 temp = MAX(temp, bank.mat.sa_mux_lev_1_predec->delay); 191 temp = MAX(temp, bank.mat.sa_mux_lev_2_predec->delay); 197 temp = MAX(temp, bank.mat.b_mux_predec->delay);//TODO: Sheng revisit whether distinguish cam and ram bitline etc. 198 temp = MAX(tem [all...] |
H A D | const.h | 106 #define MAX(a,b) (((a)>(b))?(a):(b)) macro
|
H A D | parameter.cc | 443 num_mats_h_dir = MAX(Ndwl / 2, 1); 444 num_mats_v_dir = MAX(Ndbl / 2, 1); 446 num_do_b_mat = MAX((num_subarrays / num_mats) * num_c_subarray / 577 number_addr_bits_mat = MAX((unsigned int) num_addr_b_row_dec,
|
H A D | crossbar.cc | 108 double wire_len = MAX(width * ntri * n_out,
|
H A D | wire.cc | 430 nsize = MAX(nsize, g_tp.min_w_nmos_); 446 inv_size = MAX(inv_size, 1);
|
H A D | mat.cc | 331 double w_non_cell_area = MAX(w_row_predecode_output_wires, num_subarrays_per_row * w_row_decoder); 361 //MAX(h_addr_datain_wires, 2 * h_subarray_out_drv); 591 delay_wl_reset = MAX(r_predec->blk1->delay, r_predec->blk2->delay); 940 delay_matchchline += MAX(ml_to_ram_wl_drv->delay, delay_hit_miss);
|
H A D | Ucache.cc | 271 MAX(uca->delay_array_to_sa_mux_lev_1_decoder,
|
/gem5/src/mem/ruby/network/fault_model/ |
H A D | FaultModel.cc | 52 #define MAX(a,b) ((a > b) ? (a) : (b)) macro 147 int number_of_buffers_per_vc = MAX(number_of_buff_per_data_vc,
|
Completed in 22 milliseconds