Searched refs:isIntReg (Results 1 - 11 of 11) sorted by relevance
/gem5/src/arch/power/insts/ |
H A D | static_inst.cc | 41 if (reg.isIntReg())
|
/gem5/src/arch/arm/ |
H A D | utility.hh | 354 decodeMrsMsrBankedReg(uint8_t sysM, bool r, bool &isIntReg, int ®Idx, 364 bool isIntReg; local 367 validReg = decodeMrsMsrBankedReg(sysM, r, isIntReg, regIdx, 0, 0, 0, false); 368 return (validReg && isIntReg) ? regIdx : INTREG_DUMMY;
|
H A D | utility.cc | 700 decodeMrsMsrBankedReg(uint8_t sysM, bool r, bool &isIntReg, int ®Idx, argument 708 isIntReg = !r; 763 isIntReg = false;
|
/gem5/src/arch/riscv/ |
H A D | utility.hh | 139 if (reg.isIntReg()) {
|
/gem5/src/cpu/ |
H A D | reg_class.hh | 149 bool isIntReg() const { return regClass == IntRegClass; } function in class:RegId 281 bool isIntPhysReg() const { return isIntReg(); }
|
/gem5/src/cpu/minor/ |
H A D | exec_context.hh | 147 assert(reg.isIntReg()); 203 assert(reg.isIntReg());
|
/gem5/src/cpu/simple/ |
H A D | exec_context.hh | 182 assert(reg.isIntReg()); 192 assert(reg.isIntReg());
|
/gem5/src/arch/x86/insts/ |
H A D | static_inst.cc | 137 if (reg.isIntReg()) {
|
/gem5/src/arch/sparc/insts/ |
H A D | static_inst.cc | 105 if (reg.isIntReg()) {
|
/gem5/src/cpu/checker/ |
H A D | cpu.hh | 195 assert(reg.isIntReg()); 369 assert(reg.isIntReg());
|
/gem5/src/arch/ |
H A D | isa_parser.py | 478 def isIntReg(self): member in class:Operand 534 def isIntReg(self): member in class:IntRegOperand 1220 elif op_desc.isIntReg():
|
Completed in 29 milliseconds