Searched refs:MMU (Results 1 - 10 of 10) sorted by relevance
/gem5/ext/nomali/lib/ |
H A D | mmu.cc | 27 MMU::MMU(GPU &_gpu) function in class:NoMali::MMU 39 MMU::~MMU() 44 MMU::reset() 53 MMU::readReg(RegAddr addr) 63 MMU::writeReg(RegAddr addr, uint32_t value) 83 MMU::readRegRaw(RegAddr addr) 93 MMU::writeRegRaw(RegAddr addr, uint32_t value) 103 MMU [all...] |
H A D | mmu.hh | 34 * MMU dummy implementation. 36 * This is a dummy implementation of a Midgard GPU MMU block. The only 41 class MMU class in namespace:NoMali 45 MMU(GPU &_gpu); 46 virtual ~MMU(); 59 /** Address spaces belonging to this MMU block */
|
H A D | gpu.hh | 32 class MMU; 45 * @param mmu MMU implementation. 47 GPU(GPUControl &gpuControl, JobControl &jobControl, MMU &mmu); 139 * MMU interrupt state change 173 * Check if the MMU interrupt has been asserted. 192 MMU &mmu;
|
H A D | addrspace.hh | 32 class MMU; 45 AddrSpace(GPU &_gpu, MMU &_mmu, uint8_t slot_id); 96 /** Parent MMU block */ 97 MMU &mmu;
|
H A D | mali_midgard.hh | 62 MMU mmu;
|
H A D | gpu.cc | 27 GPU::GPU(GPUControl &gc, JobControl &jc, MMU &_mmu)
|
H A D | addrspace.cc | 40 AddrSpace::AddrSpace(GPU &_gpu, MMU &_mmu, uint8_t _id)
|
H A D | regutils.hh | 44 MMU = 0x2, member in class:NoMali::RegBlock 103 * Does this MMU register belong to an address space block? 115 * Get the address space number owning an address within the MMU 128 * Get a AS-relative address from a MMU-relative 131 * @param addr Address relative to the MMU block.
|
/gem5/src/mem/ |
H A D | page_table.cc | 44 #include "debug/MMU.hh" 55 DPRINTF(MMU, "Allocating Page: %#x-%#x\n", vaddr, vaddr + size); 81 DPRINTF(MMU, "moving pages from vaddr %08p to %08p, size = %d\n", vaddr, 109 DPRINTF(MMU, "Unmapping page: %#x-%#x\n", vaddr, vaddr + size); 148 DPRINTF(MMU, "Couldn't Translate: %#x\n", vaddr); 152 DPRINTF(MMU, "Translating: %#x->%#x\n", vaddr, paddr);
|
H A D | multi_level_page_table.hh | 230 DPRINTF(MMU, "New mapping: %#x-%#x\n", 272 DPRINTF(MMU, "Unmapping: %#x\n", vaddr);
|
Completed in 5 milliseconds