Searched refs:user (Results 26 - 35 of 35) sorted by relevance
12
| /gem5/src/arch/alpha/ |
| H A D | kernel_stats.cc | 51 const char *modestr[] = { "kernel", "user", "idle" };
197 assert(themode != user);
|
| H A D | ev5.cc | 304 stats->mode(Kernel::user, tc);
|
| /gem5/src/arch/arm/ |
| H A D | isa.hh | 210 chain user(bool v = true) const { function in class:ArmISA::ISA::MiscRegLUTEntryInitializer
357 user(0);
|
| H A D | miscregs.cc | 3675 .secure().user(1);
3685 .secure().user(1);
3750 .secure().user(1);
4298 .writes(1).user()
4304 .reads(1).user()
4307 .reads(1).user()
|
| /gem5/ext/systemc/src/sysc/qt/md/ |
| H A D | hppa.s | 149 copy %r18,%arg0 ; set user arg `pu'.
150 copy %r17,%arg1 ; ... user function pt.
151 copy %r16,%arg2 ; ... user function userf.
169 ; Next, call the user's function with all arguments.
184 ; from the user's function. It is an error for `cleanup' to return.
|
| /gem5/src/mem/ |
| H A D | physical.cc | 45 #include <sys/user.h>
199 // to be able to simulate very large memories, the user can opt to
|
| /gem5/src/arch/x86/ |
| H A D | tlb.cc | 394 if ((inUser && !entry->user) || (mode == Write && badWrite)) {
|
| /gem5/src/arch/arm/insts/ |
| H A D | macromem.cc | 58 bool index, bool up, bool user, bool writeback,
69 bool force_user = user & !bits(reglist, 15);
70 bool exception_ret = user & bits(reglist, 15);
56 MacroMemOp(const char *mnem, ExtMachInst machInst, OpClass __opClass, IntRegIndex rn, bool index, bool up, bool user, bool writeback, bool load, uint32_t reglist) argument
|
| H A D | macromem.hh | 433 IntRegIndex rn, bool index, bool up, bool user,
|
| /gem5/src/gpu-compute/ |
| H A D | gpu_tlb.cc | 843 if ((inUser && !entry->user) || (mode == BaseTLB::Write &&
1138 if ((inUser && !tlb_entry->user) ||
|
Completed in 38 milliseconds
12