Searched refs:misc_reg (Results 26 - 31 of 31) sorted by relevance

12

/gem5/src/arch/arm/
H A Dpmu.hh121 * @param misc_reg Register number (see miscregs.hh)
124 void setMiscReg(int misc_reg, RegVal val) override;
128 * @param misc_reg Register number (see miscregs.hh)
131 RegVal readMiscReg(int misc_reg) override;
199 RegVal readMiscRegInt(int misc_reg);
H A Disa.hh443 RegVal readMiscRegNoEffect(int misc_reg) const;
444 RegVal readMiscReg(int misc_reg, ThreadContext *tc);
445 void setMiscRegNoEffect(int misc_reg, RegVal val);
446 void setMiscReg(int misc_reg, RegVal val, ThreadContext *tc);
668 std::pair<int,int> getMiscIndices(int misc_reg) const
671 int flat_idx = flattenMiscIndex(misc_reg);
/gem5/src/dev/arm/
H A Dgic_v3_cpu_interface.cc114 Gicv3CPUInterface::readMiscReg(int misc_reg) argument
116 RegVal value = isa->readMiscRegNoEffect(misc_reg);
120 switch (misc_reg) {
725 misc_reg, miscRegName[misc_reg]);
729 miscRegName[misc_reg], value);
734 Gicv3CPUInterface::setMiscReg(int misc_reg, RegVal val) argument
738 miscRegName[misc_reg], val);
742 switch (misc_reg) {
1097 misc_reg
1624 setBankedMiscReg(MiscRegIndex misc_reg, RegVal val) const argument
[all...]
/gem5/src/cpu/o3/
H A Dcpu.hh340 RegVal readMiscRegNoEffect(int misc_reg, ThreadID tid) const;
345 RegVal readMiscReg(int misc_reg, ThreadID tid);
348 void setMiscRegNoEffect(int misc_reg, RegVal val, ThreadID tid);
353 void setMiscReg(int misc_reg, RegVal val, ThreadID tid);
H A Dcpu.cc1169 FullO3CPU<Impl>::readMiscRegNoEffect(int misc_reg, ThreadID tid) const argument
1171 return this->isa[tid]->readMiscRegNoEffect(misc_reg);
1176 FullO3CPU<Impl>::readMiscReg(int misc_reg, ThreadID tid) argument
1179 return this->isa[tid]->readMiscReg(misc_reg, tcBase(tid));
1184 FullO3CPU<Impl>::setMiscRegNoEffect(int misc_reg, RegVal val, ThreadID tid) argument
1186 this->isa[tid]->setMiscRegNoEffect(misc_reg, val);
1191 FullO3CPU<Impl>::setMiscReg(int misc_reg, RegVal val, ThreadID tid) argument
1194 this->isa[tid]->setMiscReg(misc_reg, val, tcBase(tid));
/gem5/src/cpu/simple/
H A Dexec_context.hh408 readMiscReg(int misc_reg) override
411 return thread->readMiscReg(misc_reg);
419 setMiscReg(int misc_reg, RegVal val) override
422 thread->setMiscReg(misc_reg, val);

Completed in 32 milliseconds

12