Searched hist:9181 (Results 1 - 4 of 4) sorted by relevance
/gem5/src/mem/ruby/common/ | ||
H A D | DataBlock.cc | diff 9181:42807286d6cb Tue Aug 28 18:57:00 EDT 2012 Jason Power <power.jg@gmail.com> Ruby: Correct DataBlock =operator The =operator for the DataBlock class was incorrectly interpreting the class member m_alloc. This variable stands for whether the assigned memory for the data block needs to be freed or not by the class itself. It seems that the =operator interpreted the variable as whether the memory is assigned to the data block. This wrong interpretation was causing values not to propagate to RubySystem::m_mem_vec_ptr. This caused major issues with restoring from checkpoints when using a protocol which verified that the cache data was consistent with the backing store (i.e. MOESI-hammer). |
H A D | DataBlock.hh | diff 9181:42807286d6cb Tue Aug 28 18:57:00 EDT 2012 Jason Power <power.jg@gmail.com> Ruby: Correct DataBlock =operator The =operator for the DataBlock class was incorrectly interpreting the class member m_alloc. This variable stands for whether the assigned memory for the data block needs to be freed or not by the class itself. It seems that the =operator interpreted the variable as whether the memory is assigned to the data block. This wrong interpretation was causing values not to propagate to RubySystem::m_mem_vec_ptr. This caused major issues with restoring from checkpoints when using a protocol which verified that the cache data was consistent with the backing store (i.e. MOESI-hammer). |
/gem5/src/arch/arm/ | ||
H A D | isa.hh | diff 12604:0cf3d5d3bd3e Thu Feb 22 10:50:00 EST 2018 Giacomo Travaglini <giacomo.travaglini@arm.com> arch-arm: Created function for TLB ASID Invalidation This patch is intended to avoid code duplication and extends the set of TLBI ISA functions adding the entry invalidation by ASID match. Change-Id: I9bcb498059ea480dd2118639c7b3c64fea80a5e1 Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-on: https://gem5-review.googlesource.com/9181 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
H A D | isa.cc | diff 12604:0cf3d5d3bd3e Thu Feb 22 10:50:00 EST 2018 Giacomo Travaglini <giacomo.travaglini@arm.com> arch-arm: Created function for TLB ASID Invalidation This patch is intended to avoid code duplication and extends the set of TLBI ISA functions adding the entry invalidation by ASID match. Change-Id: I9bcb498059ea480dd2118639c7b3c64fea80a5e1 Signed-off-by: Giacomo Travaglini <giacomo.travaglini@arm.com> Reviewed-by: Nikos Nikoleris <nikos.nikoleris@arm.com> Reviewed-on: https://gem5-review.googlesource.com/9181 Maintainer: Andreas Sandberg <andreas.sandberg@arm.com> |
Completed in 62 milliseconds