Searched hist:2009 (Results 501 - 525 of 951) sorted by relevance

<<21222324252627282930>>

/gem5/src/arch/sparc/
H A Dtypes.hhdiff 6329:5d8b91875859 Thu Jul 09 02:02:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> Registers: Add a registers.hh file as an ISA switched header.
This file is for register indices, Num* constants, and register types.
copyRegs and copyMiscRegs were moved to utility.hh and utility.cc.
diff 6314:781969fbeca9 Thu Jul 09 02:02:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> Registers: Get rid of the float register width parameter.
diff 6215:9aed64c9f10f Sun May 17 17:34:00 EDT 2009 Nathan Binkert <nate@binkert.org> includes: use base/types.hh not inttypes.h or stdint.h
H A Dinterrupts.hhdiff 6335:a08470cb53e5 Thu Jul 09 23:28:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> SPARC: Fold the MiscRegFile all the way into the ISA object.
diff 6320:b90e13cafba4 Thu Jul 09 02:02:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> SPARC: Phase out SPARC's intregfile.hh.
diff 5810:606de5b3d116 Sun Jan 25 23:29:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> CPU: Add a setCPU function to the interrupt objects.
/gem5/ext/libelf/
H A DSConscriptdiff 6121:18aff7f548c1 Tue Apr 21 20:17:00 EDT 2009 Nathan Binkert <nate@binkert.org> scons: Rename the basic environment from env -> main.
env is used as a local variable all over the place and sometimes it is
easy to get confused as to whether the global env or local env is being
used. This will become especially important when I change the way we
support our variants.
diff 6120:4dcea6c903fa Tue Apr 21 20:17:00 EDT 2009 Nathan Binkert <nate@binkert.org> scons: Fix two problems with the way that the library path is generated.
1) -L is automatically added, so don't do it ourselves
2) prepend the paths for gzstream and libelf so they are certain to
come first. The problem is that python might add /usr/lib to the path
and the user might have a locally installed version of libelf installed.
diff 5863:f73e06bc8765 Mon Feb 09 23:10:00 EST 2009 Nathan Binkert <nate@binkert.org> scons: Require SCons version 0.98.1
This allows me to clean things up so we are up to date with respect to
deprecated features. There are many features scheduled for permanent failure
in scons 2.0 and 0.98.1 provides the most compatability for that. It
also paves the way for some nice new features that I will add soon
/gem5/src/cpu/o3/
H A Dmem_dep_unit.hhdiff 6221:58a3c04e6344 Tue May 26 12:23:00 EDT 2009 Nathan Binkert <nate@binkert.org> types: add a type for thread IDs and try to use it everywhere
diff 6005:1dc178e53487 Sat Mar 07 17:30:00 EST 2009 Nathan Binkert <nate@binkert.org> stats: fix duplicate statistics names.
This generally requires providing a more meaningful name() function for a
class.
diff 5999:3cf8e71257e0 Thu Mar 05 22:09:00 EST 2009 Nathan Binkert <nate@binkert.org> stats: Fix all stats usages to deal with template fixes
/gem5/src/arch/mips/
H A Dregisters.hhdiff 6807:14fbdb0f9585 Thu Dec 31 15:30:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> MIPS: Create an artificial control register to hold the thread pointer.

In Linux, the set_thread_area system call stores the address of the thread
local storage area into a field of the current thread_info structure. Later,
to access that value, the program uses the rdhwr instruction to read a
"hardware register" with index 29. The 64 bit MIPS manual, volume II, says
that index 29 is reserved for a future ABI extension and should cause a
"Reserved Instruction Exception". In Linux (and potentially other ISAs) that
exception is trapped and emulated to return the value stored by
set_thread_area as if that were actually stored by a physical register.

The tp_value address (as named in the Linux kernel) is ironically stored as a
control register so that it goes with a particular ThreadContext. Syscall
emulation will use that to emulate storing to the OS's thread info structure,
and rdhwr will emulate faulting and returning that value from software by
returning the value itself, as if it was in hardware. In other words, we fake
faking the register in SE mode. In an FS mode implementation it should
work as specified in the manual.
diff 6383:31c067ae3331 Wed Jul 22 02:38:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> MIPS: Format the register index constants like the other ISAs.
Also a few more style fixes.
6329:5d8b91875859 Thu Jul 09 02:02:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> Registers: Add a registers.hh file as an ISA switched header.
This file is for register indices, Num* constants, and register types.
copyRegs and copyMiscRegs were moved to utility.hh and utility.cc.
/gem5/tests/configs/
H A Do3-timing-mp-ruby.pydiff 6654:4c84e771cca7 Tue Sep 22 18:24:00 EDT 2009 Nathan Binkert <nate@binkert.org> python: Move more code into m5.util allow SCons to use that code.
Get rid of misc.py and just stick misc things in __init__.py
Move utility functions out of SCons files and into m5.util
Move utility type stuff from m5/__init__.py to m5/util/__init__.py
Remove buildEnv from m5 and allow access only from m5.defines
Rename AddToPath to addToPath while we're moving it to m5.util
Rename read_command to readCommand while we're moving it
Rename compare_versions to compareVersions while we're moving it.
diff 6289:a9e7d19871b5 Mon Jul 06 18:49:00 EDT 2009 Nathan Binkert <nate@binkert.org> ruby: Fix RubyMemory to work with the newer ruby.
6166:6fad2d8345b7 Mon May 11 13:38:00 EDT 2009 Steve Reinhardt <steve.reinhardt@amd.com> ruby: Set up Ruby regression tests.
/gem5/src/arch/arm/isa/
H A Dincludes.isadiff 6276:11dab30a70e8 Thu Jul 02 01:17:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> ARM: Make DataOps select from a set of ways to set the c and v flags.
diff 6253:988a001820f8 Sun Jun 21 20:21:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> ARM: Simplify the ISA desc by pulling some classes out of it.
6019:76890d8b28f5 Sun Apr 05 21:53:00 EDT 2009 Stephen Hines <hines@cs.fsu.edu> arm: add ARM support to M5
/gem5/src/arch/x86/isa/
H A Dmacroop.isadiff 5966:833e487aa8f7 Fri Feb 27 12:23:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> X86: Respect segment override prefixes even when there's no ModRM byte.
diff 5788:6d4161a36ca1 Wed Jan 07 01:55:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> X86: Autogenerate macroop generateDisassemble function.
diff 5786:07f635cab026 Wed Jan 07 01:44:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> X86: Move the macroop class out of the isa description into C++.
/gem5/src/mem/ruby/system/
H A DDMASequencer.hhdiff 6825:104115ebc206 Fri Aug 21 16:52:00 EDT 2009 pdudnik@gmail.com [mq]: first_patch
diff 6368:cecc7019b458 Sat Jul 18 18:03:00 EDT 2009 Derek Hower <drh5@cs.wisc.edu> ruby: fixed dma sequencer bug

The DMASequencer was still using a parameter from the old RubyConfig,
causing an offset error when the requested data wasn't block aligned.
This changeset also includes a fix to MI_example for a similar bug.
6285:ce086eca1ede Mon Jul 06 18:49:00 EDT 2009 Nathan Binkert <nate@binkert.org> ruby: Import the latest ruby changes from gems.
This was done with an automated process, so there could be things that were
done in this tree in the past that didn't make it. One known regression
is that atomic memory operations do not seem to work properly anymore.
/gem5/src/dev/x86/
H A Di8042.ccdiff 5898:541097c69e22 Wed Feb 25 13:16:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> X86: Add makeAtomicResponse to the read/write functions of x86 devices.
diff 5832:38f3f3e1e442 Sun Feb 01 02:59:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> X86: Refactor and clean up the keyboard controller.
5831:ee307cca6d31 Sun Feb 01 02:59:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> X86: Add a keyboard controller device.
/gem5/src/sim/
H A Dsyscall_emul.ccdiff 10253:00086092d9f7 Sat Jul 19 01:05:00 EDT 2014 Steve Reinhardt <steve.reinhardt@amd.com> syscall emulation: fix DPRINTF arg ordering bug

When we switched getSyscallArg() from explicit arg indices to
the implicit method, some DPRINTF arguments were left as calls
to getSyscallArg(), even though C/C++ doesn't guarantee
anything about the order of invocation of these calls. As a
result, the args could be printed out in arbitrary orders.

Interestingly, this bug has been around since 2009:
http://repo.gem5.org/gem5/rev/4842482e1bd1
diff 6744:408673e38566 Sat Nov 14 12:49:00 EST 2009 Ali Saidi <Ali.Saidi@arm.com> SE: Fix SE mode OS X compilation.
diff 6731:2e67bb7c9b4c Mon Nov 09 10:02:00 EST 2009 Vince Weaver <vince@csl.cornell.edu> syscall: missing initializer in getcwd call

This one case was missed during the update to stack-based arguments.
Without this fix, m5 will crash during a gwtcwd call, at least
with X86.
diff 6712:b95abe00dd9d Wed Nov 04 19:57:00 EST 2009 Nathan Binkert <nate@binkert.org> build: fix compile problems pointed out by gcc 4.4
diff 6703:2707e7b63f53 Fri Oct 30 00:31:00 EDT 2009 Vince Weaver <vince@csl.cornell.edu> SysCalls: Implement truncate64 system call

This uses the new stack-based argument infrastructure.

Tested on x86 and x86_64.
diff 6702:21f032e2ee9b Sat Oct 31 16:20:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> Syscalls: Fix a warning turned error about an unused variable in m5.fast.
diff 6701:4842482e1bd1 Fri Oct 30 03:44:00 EDT 2009 Gabe Black <gblack@eecs.umich.edu> Syscalls: Make system calls access arguments like a stack, not an array.

When accessing arguments for a syscall, the position of an argument depends on
the policies of the ISA, how much space preceding arguments took up, and the
"alignment" of the index for this particular argument into the number of
possible storate locations. This change adjusts getSyscallArg to take its
index parameter by reference instead of value and to adjust it to point to the
possible location of the next argument on the stack, basically just after the
current one. This way, the rules for the new argument can be applied locally
without knowing about other arguments since those have already been taken into
account implicitly.

All system calls have also been changed to reflect the new interface. In a
number of cases this made the implementation clearer since it encourages
arguments to be collected in one place in order and then used as necessary
later, as opposed to scattering them throughout the function or using them in
place in long expressions. It also discourages using getSyscallArg over and
over to retrieve the same value when a temporary would do the job.
diff 6687:9e2f25dcf8c8 Sat Oct 24 13:53:00 EDT 2009 Timothy M. Jones <tjones1@inf.ed.ac.uk> syscall: Zero out memory that already exists during the brk system call.

Glibc often assumes that memory it receives from the kernel after a brk
system call will contain only zeros. This is important during a calloc,
because it won't clear the new memory itself. In the simulator, if the
new page exists, it will be cleared using this patch, to mimic the kernel's
functionality.
diff 6685:af13eb1b7f81 Sat Oct 24 13:53:00 EDT 2009 Timothy M. Jones <tjones1@inf.ed.ac.uk> syscall: Implementation of the ftruncate64 system call.
diff 6658:f4de76601762 Wed Sep 23 11:34:00 EDT 2009 Nathan Binkert <nate@binkert.org> arch: nuke arch/isa_specific.hh and move stuff to generated config/the_isa.hh
/gem5/src/dev/sparc/
H A Dt1000.hhdiff 5834:b9e30a60dee4 Sun Feb 01 03:02:00 EST 2009 Gabe Black <gblack@eecs.umich.edu> Devices: Add support for legacy fixed IO locations in BARs.
/gem5/src/mem/slicc/ast/
H A DIfStatementAST.py6657:ef5fae93a3b2 Tue Sep 22 21:12:00 EDT 2009 Nathan Binkert <nate@binkert.org> slicc: Pure python implementation of slicc.
This is simply a translation of the C++ slicc into python with very minimal
reorganization of the code. The output can be verified as nearly identical
by doing a "diff -wBur".

Slicc can easily be run manually by using util/slicc
/gem5/ext/ply/
H A DANNOUNCEdiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A DCHANGESdiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A DREADMEdiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A DTODOdiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
/gem5/ext/ply/doc/
H A Dmakedoc.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A Dply.htmldiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
/gem5/ext/ply/example/BASIC/
H A Dbasic.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A Dbasiclex.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A Dbasinterp.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
H A Dbasparse.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
/gem5/ext/ply/example/GardenSnake/
H A DGardenSnake.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2
/gem5/ext/ply/example/ansic/
H A Dclex.pydiff 6498:e21e9ab5fad0 Sun Aug 16 16:39:00 EDT 2009 Nathan Binkert <nate@binkert.org> ply: update PLY to version 3.2

Completed in 126 milliseconds

<<21222324252627282930>>