| /gem5/src/arch/x86/bios/ |
| H A D | e820.cc | 50 void writeVal(T val, PortProxy& proxy, Addr &addr) argument
57 void X86ISA::E820Table::writeTo(PortProxy& proxy, Addr countAddr, Addr addr) argument
|
| /gem5/src/dev/arm/ |
| H A D | vgic.cc | 73 Addr addr = pkt->getAddr(); local
86 Addr addr = pkt->getAddr(); local
[all...] |
| H A D | gic_v2m.hh | 65 const Addr addr; member in class:Gicv2mFrame
|
| H A D | gic_v2.cc | 115 const Addr addr = pkt->getAddr(); local
129 const Addr addr = pkt->getAddr(); local
|
| /gem5/src/dev/storage/ |
| H A D | simple_disk.cc | 64 SimpleDisk::read(Addr addr, baddr_t block, int count) const argument
83 SimpleDisk::write(Addr addr, baddr_t block, int count) argument
|
| /gem5/src/base/filters/ |
| H A D | block_bloom_filter.cc | 64 Block::set(Addr addr) argument
70 Block::unset(Addr addr) argument
|
| H A D | h3_bloom_filter.cc | 375 H3::hash(Addr addr, int hash_number) const argument
|
| /gem5/ext/nomali/lib/ |
| H A D | mmu.cc | 53 MMU::readReg(RegAddr addr) argument
63 MMU::writeReg(RegAddr addr, uint32_t value) argument
83 readRegRaw(RegAddr addr) argument
93 writeRegRaw(RegAddr addr, uint32_t value) argument
[all...] |
| /gem5/src/kern/linux/ |
| H A D | events.hh | 54 DebugPrintkEvent(PCEventQueue *q, const std::string &desc, Addr addr) argument
73 DmesgDumpEvent(PCEventQueue *q, const std::string &desc, Addr addr, argument
93 KernelPanicEvent(PCEventQueue *q, const std::string &desc, Addr addr, argument
119 UDelayEvent(PCEventQueue *q, const std::string &desc, Addr addr, argument
|
| /gem5/src/arch/alpha/ |
| H A D | vtophys.cc | 91 vtophys(ThreadContext *tc, Addr addr) argument
|
| /gem5/src/mem/probes/ |
| H A D | mem_footprint.cc | 93 MemFootprintProbe::insertAddr(Addr addr, AddrSet *set, uint64_t limit) argument
|
| /gem5/src/arch/arm/freebsd/ |
| H A D | system.cc | 94 Addr addr = 0; local
|
| /gem5/src/sim/probe/ |
| H A D | mem.hh | 56 Addr addr; member in struct:ProbePoints::PacketInfo
|
| /gem5/src/base/loader/ |
| H A D | symtab.cc | 133 Addr addr; local
|
| /gem5/src/arch/riscv/ |
| H A D | decoder.cc | 82 Decoder::decode(ExtMachInst mach_inst, Addr addr) argument
|
| H A D | faults.cc | 130 Addr addr = tc->readMiscReg(tvec) >> 2; local
|
| /gem5/src/systemc/tests/systemc/misc/synth/add_chain/ |
| H A D | data_gen.h | 53 sc_signal<int>& addr; local
[all...] |
| H A D | reset_stim.h | 54 sc_signal<int>& addr; local
|
| H A D | tb.h | 51 sc_signal<int> addr; // Address of input memory member in struct:testbench
|
| /gem5/src/systemc/tests/systemc/misc/synth/add_chain_FUNC/ |
| H A D | data_gen.cpp | 54 sc_signal<int>& addr; local
[all...] |
| H A D | reset_stim.cpp | 55 sc_signal<int>& addr; local
|
| /gem5/src/systemc/tests/systemc/misc/user_guide/chpt12.1/ |
| H A D | ram.h | 50 const signal_bool_vector10& addr; //input local
67 sensitive << addr; local
|
| /gem5/src/cpu/testers/traffic_gen/ |
| H A D | dram_gen.hh | 120 Addr addr; member in class:DramGen
|
| /gem5/src/dev/sparc/ |
| H A D | t1000.cc | 92 T1000::calcPciIOAddr(Addr addr) argument
99 T1000::calcPciMemAddr(Addr addr) argument
|
| /gem5/src/arch/alpha/linux/ |
| H A D | system.cc | 78 Addr addr = 0; local
150 Addr addr = 0; local
175 Addr addr = 0; local
[all...] |