Searched refs:MISCREG_MTRR_PHYS_BASE_6 (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc65 MsrVal(0x20C, MISCREG_MTRR_PHYS_BASE_6),
H A Dmisc.hh171 MISCREG_MTRR_PHYS_BASE_6, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc370 regNum = MISCREG_MTRR_PHYS_BASE_6;

Completed in 17 milliseconds