Searched refs:MISCREG_MTRR_PHYS_BASE_4 (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc61 MsrVal(0x208, MISCREG_MTRR_PHYS_BASE_4),
H A Dmisc.hh169 MISCREG_MTRR_PHYS_BASE_4, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc358 regNum = MISCREG_MTRR_PHYS_BASE_4;

Completed in 9 milliseconds