Searched refs:MISCREG_MTRR_PHYS_BASE_1 (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc55 MsrVal(0x202, MISCREG_MTRR_PHYS_BASE_1),
H A Dmisc.hh166 MISCREG_MTRR_PHYS_BASE_1, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc340 regNum = MISCREG_MTRR_PHYS_BASE_1;

Completed in 10 milliseconds