Searched refs:MISCREG_MC7_STATUS (Results 1 - 3 of 3) sorted by relevance

/gem5/src/arch/x86/regs/
H A Dmsr.cc97 MsrVal(0x41D, MISCREG_MC7_STATUS),
H A Dmisc.hh221 MISCREG_MC7_STATUS, enumerator in enum:X86ISA::MiscRegIndex
/gem5/src/gpu-compute/
H A Dgpu_tlb.cc466 regNum = MISCREG_MC7_STATUS;

Completed in 17 milliseconds